


CADR

Thomas F. Knight, Jr.
David A. Moon
Jack Holloway
and Guy L. Steele, Jr.

The CADR machine, a revised version of the CONS machine, is a general-purpose, 32-bit microprogrammable processor which is the basis of the Lisp-machine system, a new computer system being developed by the Laboratory as a high-performance, economical implementation of Lisp. This paper describes the CADR processor and some of the associated hardware and low-level software.

Printed by Symbolics, Inc. under license from the Massachusetts Institute of Technology.



Overview

The CADR microprocessor is a general purpose processor designed for convenient emulation of complex order codes, particularly those involving stacks and pointer manipulation. It is the central processor in the LISP machine project, where it interprets the bit-efficient 16-bit order code produced by the LISP machine compiler. (The terms "LISP machine" and "CADR machine" are sometimes confused. In this document, the CADR machine is a particular design of microprocessor, while the LISP machine is the CADR machine plus the microcode which interprets the LISP machine order code.)

The data paths of the CADR machine are 32 bits wide. Each 48-bit-wide microcode instruction specifies two 32-bit data sources from a variety of internal scratchpad registers; the two data-manipulation instructions can also specify a destination address. The internal scratchpads include a 1K pointer-addressable RAM intended for storing the top of the emulated stack, in a manner similar to a cache. Since in the LISP machine a large percentage of main memory references will be to the stack, this materially speeds up the machine.

The CADR machine has a 14-bit microprogram counter, which behaves much like that of a traditional processor, allowing up to 16K of writable microprogram memory. Also included is a 32-location microcode subroutine return stack.

Memory is accessed through a two-level virtual paging system, which maps 24-bit virtual addresses into 22-bit physical addresses.

There are four classes of micro-instructions. Each specifies two sources (A and M); the ALU and BYTE operations also specify a destination (A, or M plus functional). The A bus supplies data from the 1024-word A scratchpad memory, while the M bus supplies data from either the 32-word M scratchpad memory (a copy of the first 32 locations of the A scratchpad) or a variety of other internal registers. The four classes of microinstruction are:

- | | |
|-----------------|---|
| ALU | The destination receives the result of a boolean or arithmetic operation performed on the two sources. |
| BYTE | The destination receives the result of a byte extraction, byte deposit, or selective field substitution from one source to the other. The byte so manipulated can be of any non-zero width. |
| JUMP | A transfer of control occurs, conditional on the value of any bit accessible to the M bus, or on a variety of ALU and other internal conditions such as pending interrupts and page faults. |
| DISPATCH | A transfer of control occurs to a location determined by a word from the dispatch memory selected by a byte of up to seven bits extracted from the M bus. |

There are several sources and destinations whose loading and use invoke special action by the microprocessor. These include the memory address and memory data

registers, whose use initiates main memory cycles.

Some of the ALU operations are conditional, depending upon the low order bit in the Q register and the sign of A source. These operations are used for multiply and divide steps.

The main features of this machine which make it suitable for interpreting the LISP machine order code are its dynamically writable microcode, its very flexible dispatching and subroutining, its excellent byte manipulation abilities, and its internal stack storage. While the design of CADR was strongly influenced by the requirements of the LISP machine design, a conscious attempt was made to avoid features that are extremely special-purpose. The goal is a machine that happens to be good at interpreting the particular order code of the LISP machine, but which is general enough to interpret others almost as well. In particular, no critical parts of the LISP machine design (such as LISP machine instruction formats) are "wired in"; thus any changes to the LISP machine design can be easily accommodated by CADR. However, there are several "efficiency hacks" in the hardware, designed to speed up certain common operations of the LISP machine microcode, which might not be useful for other microcodes. These are described in later sections of this document.

Notational Conventions

All numbers used to describe bit positions, field widths, memory sizes, etc. are decimal. Octal is used only (and exclusively) to describe the values of fields. Bits within a word are consistently numbered from right to left, the least significant bit being bit <0>. Fields are described by the numbers of their most and least significant bits (e.g. "bits <22-10>").

Whenever a particular field value is described as "illegal", it does not mean that specifying that value will screw up the operation of the machine. It merely indicates a value which happens to have a certain function, not because it is considered directly useful, but because the internal workings of the machine may force certain selectors to that value for other reasons, and the user can select this value too even though it is not normally useful. These illegal values are described for the benefit of someone who may wish to fathom these inner workings.

A field value described as "unused" is reserved for possible design expansion and should not be used in programs. Bit fields described as "unused" should be zero in programs, for the sake of future compatibility.

Since the use of the term "micro" in referring to registers and instructions becomes redundant, its use will be dropped from here on in this part of the document. All instructions discussed are microinstructions.

The following bits are treated the same in every instruction. They will not be repeated in the individual instruction descriptions.

IR<48> = Odd parity bit

IR<47> = Unused

IR<46> = Statistics (see the description of the Statistics Counter)

This can be used to count how many times specified areas of the microcode are executed, to implement microcode breakpoints, or to stop the machine at a certain "time".


IR<45> = T-LONG (1 means slow clock)

IR<44-43> = Opcode (0 ALU, 1 JUMP, 2 DISPATCH, 3 BYTE)

IR<42> = POPJ transfer. Causes a return from a micro subroutine, after executing one additional instruction.

IR<11-10> = Miscellaneous Functions


- 0 Normal
 - 1 Not used
 - 2 Write dispatch memory, if opcode is DISPATCH.
 - 3 Enable modification of the M-ROTATE field by the location counter (LC). See the description of the instruction-stream hardware.



CADR Main Control Paths

Data Paths

The data paths of the machine consist of two source busses A and M, which provide data to the ALU and byte extractor, and an output bus OB, which is selected from the ALU (optionally shifted left or right) or the output of the byte extractor, and whose data can be routed to various destinations. We first describe the specification of the source busses, which are identically specified for all instructions; then the destination specifiers which control where results are stored; and finally the two instructions for controlling the ALU and the byte extractor.



CADR A and M Busses

Sources

All instructions specify sources in the same way. There are two source busses in the machine, the A bus and the M bus. The A bus is driven only from the A scratchpad memory of 1024 32-bit words. The M bus is driven from the M scratchpad of 32 32-bit words and a variety of other sources, including main memory data and control registers, the PC stack (for restoring the state of the processor after traps), the internal stack buffer and its pointer registers, the macrocode location counter, and the Q register. Addresses for the A and M scratchpads are taken directly from the instruction. The alternate sources of data for the M source are specified with an additional bit in the M source field.

$\text{IR}\langle 41-32 \rangle$ = A source address

$\text{IR}\langle 31-26 \rangle$ = M source address

If $\text{IR}\langle 31 \rangle = 0$,

$\text{IR}\langle 30-26 \rangle$ = M scratchpad address

If $\text{IR}\langle 31 \rangle = 1$,

$\text{IR}\langle 30-26 \rangle$ = M "functional" source

- 0 Dispatch constant (see below)
- 1 SPC pointer $\langle 28-24 \rangle$, SPC data $\langle 18-0 \rangle$
- 2 PDL pointer $\langle 9-0 \rangle$
- 3 PDL index $\langle 9-0 \rangle$
- 5 PDL Buffer (addressed by Index)
- 6 OPC registers (see below) $\langle 13-0 \rangle$
- 7 Q register
- 10 VMA register (memory address)
- 11 MAP[MD]
- 12 MD register (memory data)
- 13 LC (location counter)
- 14 SPC pointer and data, pop
- 24 PDL buffer, addressed by Pointer, pop
- 25 PDL buffer, addressed by Pointer

Functional sources not listed above should not be used and may have side effects. Sources 15, 16, and 17 are reserved for future expansion. Source 4 is the PDL buffer, indexed by the PDL Index, and the PDL pointer is decremented, presumably a useless operation.

Programming hint: it is often convenient to reserve one A memory word and one M memory word and fill them with constant zeros, to provide a zero source for each source bus. It is also convenient to have an M memory word containing all ones. These are particularly useful for byte extraction, masking, bit setting, and bit clearing operations. The CONSLP assembler in fact assumes that A memory location 2 and M memory location 2 are sources of zeros. The UCONS microcode stores all ones in location 3.

The M scratchpad normally contains a duplicate copy of the first 32 locations of the A scratchpad. The effect is as if there were a single scratchpad memory, the first 32 locations of which were dual-ported. This makes programming more convenient, since

these locations are accessible to both sides of the ALU and shifter.

Destinations

The 12-bit destination field in the BYTE and ALU instructions specifies where the result of the instruction is deposited. It is in one of two forms, depending upon the high-order bit. If the high-order bit is 1, then the low 10 bits are the address of an A memory location, and the remaining bit is unused. If the high order bit is 0, the low 10 bits are divided into a 5-bit "functional destination" field, and a 5-bit M scratchpad address, and both of the places specified by these fields get written into. The next-to-highest bit in the destination field is not used.

```
IR<25-14> = Destination
If IR<25> = 1,
    IR<23-14> = A scratchpad write address
If IR<25> = 0,
    IR<23-19> = Functional destination write address
    0 None
    1 LC (Location Counter)
    2 Interrupt Control <29-26>
        Bit 26 = Sequence-Break request
        Bit 27 = Interrupt-Enable
        Bit 28 = Bus-Reset
        Bit 29 = LC Byte-mode
    10 PDL (addressed by Pointer)
    11 PDL (addressed by Pointer), push
    12 PDL (addressed by Index)
    13 PDL Index
    14 PDL Pointer
    15 SPC data, push
    16 Next instruction modifier
        ("OA register"), bits <25-0>
    17 Next instruction modifier
        ("OA register"), bits <47-26>
    20 VMA register (memory address)
    21 VMA register, start main memory read
    22 VMA register, start main memory write
    23 VMA register, write map. The map is
        addressed from MD and written from
        VMA. VMA<26>=1 writes the level 1
        map from VMA<31-27>. VMA<25>=1 writes
        the level 2 map from VMA<23-0>.
    30 MD register (memory data)
    31 MD register, start main memory read
    32 MD register, start main memory write
    33 MD register, write map like 23
IR<18-14> = M scratchpad write address
```

Functional destinations not listed may have strange results. Destinations 3-7 are reserved for expansion.

Note: If you write into the M-memory, the machine will also write into the corresponding A-memory address. Therefore you should never write into A-memory locations 0-37; this way the first 40 (octal) locations of A-memory "map into" the M-memory.

The full details of the more complicated functional destinations are described in later sections below. The Q register is loaded by using the Q-control field of the ALU instruction, not by using a functional destination. In addition, it loads from the ALU outputs, not the output bus. This means that the left and right shift operations are ineffective for data being loaded into Q.

Programming hint: if a functional destination is specified, an M scratchpad location must also be specified. It is convenient to reserve one location of the M scratchpad for "garbage"; this location can be specified when it is desired to write into a functional destination but not into any other M scratchpad location. Since the CONSLP assembler defaults the M write address to zero, it is best to let location 0 be the garbage location. Location 0 of the A scratchpad will also be written and is also reserved as a garbage location.

The ALU Instruction

The ALU operation performs most of the arithmetic in the machine. It specifies two sources of 32 bit numbers, and an operation to be performed by the ALU. The operation can be any of the 16 boolean functions on two variables, two's complement addition or subtraction, left shift, and several less useful operations. The carry into the ALU can be forced to be 0 or 1. The output of the ALU is optionally shifted one place, and then written into the specified destinations via the output bus. Additionally, the ALU instruction specifies one of four operations upon the Q register. These are do nothing, shift left, shift right, and load from the ALU outputs. An additional bit in the ALU operation field is decoded to indicate conditional operations; this is how the "multiply step" and "divide step" operations are specified. (Multiplication and division are explained in greater detail in another section.)

```

IR<44-43> = 0 (ALU opcode)
IR<41-32> = A source
IR<31-26> = M source
IR<25-14> = Destination
IR<13-12> = Output bus control
    0 Byte extractor output (illegal)
    1 ALU output
    2 ALU output shifted right one, with the correct
       sign shifted in, regardless of overflow.
    3 ALU output shifted left one, shifting in Q<31>
       from the right.

IR<9>   = not used
IR<8-4>  = ALU operation
    If IR<8> = 0,
        IR<7-3> = ALU op code (see table)
    If IR<8> = 1,
        IR<7-3> = Conditional ALU op code
            0 Multiply step
            1 Divide step
            5 Remainder correction
            11 Initial divide step

IR<2>   = Carry into low end of ALU
IR<1-0>  = Q control
    0 Do nothing
    1 Shift Q left, shifting in the inverse
       of the sign of the ALU output (ALU<31>)
    2 Shift Q right, shifting in the low bit
       of the ALU output (ALU<0>)
    3 Load Q from ALU output

```

ALU operation codes (from Table 1 of 74181 specifications). All arithmetic operations are two's complement. Note that the bits are permuted in such a way as to make the logical operations come out with the same opcodes as used by the Lisp BOOLE function. Names in square brackets are the CONSLP mnemonics for the operations.

<u>Boolean (IR<7>=1)</u>			<u>Arithmetic (IR<7>=0)</u>		
			<u>Carry in = 0</u>	<u>Carry in = 1</u>	
IR<6-3>					
0	ZEROS	[SETZ]	-1	0	
1	M \wedge A	[AND]	(M \wedge A)-1	M \wedge A	
2	M \wedge -A	[ANDCA]	(M \wedge -A)-1	(M \wedge -A)	
3	M	[SETM]	M-1	M	
4	-M \wedge A	[ANDCM]	M \vee -A	(M \vee -A)+1	
5	A	[SETA]	(M \vee -A)+(M \wedge A)	(M \vee -A)+(M \wedge A)+1	
6	M \ominus				
A	[XOR]	M-A-1	[M-A-1]	M-A	[SUB]
7	M \vee A	[IOR]	(M \vee -A)+M	(M \vee -A)+M+1	
10	-A \wedge -M	[ANDCB]	M \vee A	(M \vee A)+1	
11	M \equiv A	[EQV]	M+A	[ADD]	M+A+1 [M+A+1]
12	-A	[SETCA]	(M \vee A)+(M \wedge -A)	(M \vee A)+(M \wedge -A)+1	
13	M \vee -A	[ORCA]	(M \vee A)+M	(M \vee A)+M+1	
14	-M	[SETCM]	M	M+1	[M+1]
15	-M \vee A	[ORCM]	M+(M \wedge A)	M+(M \wedge A)+1	
16	-M \vee -A	[ORCB]	M+(M \vee -A)	M+(M \vee -A)+1	
17	ONES	[SETO]	M+M	[M+M]	M+M+1 [M+M+1]

The BYTE Instruction

The BYTE instruction specifies two sources and a destination in the same way as the ALU instruction, but the operation performed is one of selective insertion of a byte field from the M source into an equal length field of the word from the A source. The rotation of the M source is specified by the SR bit as either zero or equal to the contents of the ROTATE field. The rotation of the mask used to select the bits replaced is specified by the MR bit as either zero or equal to the contents of the ROTATE field. The length of the mask field used for replacement is specified in the LENGTH MINUS 1 field. The four states of the SR and MR bits yield the following operations:

MR=0 SR=0 Not useful (This is a subset of other modes.)

MR=0 SR=1 LOAD BYTE PDP-10 LDB instruction (except the unmasked bits are from the A source). A byte of arbitrary position from the M source is right-justified in the output.

MR=1 SR=0 SELECTIVE DEPOSIT The masked field from the M source is used to replace the same length and position byte in the word from the A source.

MR=1 SR=1 DEPOSIT BYTE PDP-10 DPB instruction. A right-justified byte from the M source is used to replace a byte of arbitrary position in the word from the A source.

The BYTE instruction automatically makes the output of the byte extractor available by forcing the output bus select code to 0 (byte extractor output).

IR<44-43> = 3 (BYTE operation)

IR<41-32> = A source

IR<31-26> = M source

IR<25-14> = Destination

IR<13> = MR = Mask Rotate (see above)

IR<12> = SR = Source Rotate (see above)

IR<9-5> = Length of byte minus 1 (0 means byte of length 1, etc.)

IR<4-0> = Rotation count (to the left) of mask and/or M source

The byte operation rotates the M source by 0 (if SR=0) or by the rotation count (if SR=1), producing a result called R. It also uses the MR bit, the rotation count, and the length minus 1 field to produce a selector mask (see description below). This mask is all zeros except for a contiguous section of ones denoting the selected byte. This mask is used to merge the A source with R, bit by bit, selecting a bit from A if the mask is 0 and from R if the mask is 1. This result is then written into the specified destination(s).

Output of mask memories:

Right mask memory is indexed by 0 (MR=0) or by rotation count (MR=1).

Left mask memory is indexed by (the index into right mask memory) plus
(the length minus 1 field), mod 32.

After the two masks are selected, they are AND'ed together to get the final mask. This mask is all zeros, except for a field of contiguous ones defining the byte.

As an example, if $MR=1$, rotation count=5, and length minus 1=7, then the right mask index is 5 and the left mask index is 14 (octal). This results in a final mask as follows:

The byte is 8 bits wide, 5 positions from the right.

Programming hint: if the byte is "too large" (i.e. its position and size specifications cause it to hang over the left-hand edge of a word), then the masker does not truncate the byte at the left-hand edge. Instead, it produces a zero mask, selecting no byte at all; thus, the output of the byte operation equals the A source. The reason for this is that an overflow occurs in calculating the index into the left mask memory, and so the final mask is zero. For example, if MR=1, rotation count=20 (octal), and length minus 1=27 (octal), then the right mask index is 20 and the left mask index is 477 (mod 32). This results in a final mask as follows:


Control

The control section of the processor consists of a 14-bit program counter (the PC), a 32-location PC stack (SPC) and stack pointer (SPCPTR), and a 2K dispatch memory, used during the DISPATCH instruction. Unlike some microprocessors, and like most traditional machines, the normal mode of operation is to execute the next sequential instruction by incrementing the PC.

The processor uses single instruction look ahead, i.e. the lookup of the next instruction is overlapped with execution of the current one. This implies that after branching instructions the processor normally executes the following instruction, even if the branch was successful. Provision is made in these instructions to inhibit this execution (with the N bit), but the cycle it would have used will then be wasted.

(I2 is a branch instruction to the location of I8)

TIME ==>



Two types of instruction affect flow of control in the machine. The conditional JUMP specifies a new PC and transfer type in the instruction itself, while the DISPATCH instruction looks up the new PC and transfer type in the 2K dispatch memory. In either case, the new PC is loaded into the PC register, and the operation specified by the 3-bit transfer type is performed. These operations are:

N bit If on, inhibits execution of the next instruction, i.e. the instruction at the address one greater than that of the transfer instruction. (This instruction needn't actually be at the address one greater, if a transfer of control was

already in progress.) The cycle that would have executed that instruction is wasted.

The P and R bits are decoded as follows:

P=0 R=0	BRANCH	Normal program transfer.
P=1 R=0	CALL	Save the correct return address on the SPC stack, and jump to the new PC address.
P=0 R=1	RETURN	Ignore new PC; instead pop PC off the SPC stack.
P=1 R=1	FALL THROUGH	In a DISPATCH instruction, do not dispatch.
	I-MEM WRITE	In a JUMP instruction; write into the instruction memory, and do not jump.

The BRANCH transfer type is the normal program transfer, without saving a return address.

The CALL transfer type pushes the appropriate return address onto the SPC stack. This stack is 32 locations long. It is the responsibility of the programmer to avoid overflows. The return address is PC+2, or PC+1 if the N bit is also on. Actually, if the N bit is on the address of the instruction NOP'ed is saved, which may not be identical to PC+1 if a transfer of control is already in progress. If the N bit is not on, 1 + the address of that instruction is saved. In the case of a dispatch, if the N bit is on and bit 25 of the instruction is on, save PC, the address of the dispatch instruction itself; this allows the dispatch to be re-executed upon return. (Actually, due to pipelining, when the above paragraph says PC it doesn't really mean PC.)

The RETURN transfer type pops a return PC from the SPC stack, ignoring the PC specified in the instruction or dispatch table.

The FALL THROUGH transfer type for dispatches allows some entries in a dispatch table to specify that the dispatch should not occur after all. The following instruction is executed (unless inhibited), followed by the one after that (unless the first following one branches and inhibits it!).

The I-MEM WRITE transfer type is the mechanism for writing instructions into the microprogram instruction memory, and is described in a later section. (The dispatch memory, unlike the instruction memory, is not written into by setting the P and R bits (after all, in a dispatch instruction these bits come from the dispatch memory!); instead, the Miscellaneous Function field is used.)

An additional bit in every instruction, including ALU and BYTE instructions, called the POPJ bit, allows specification of simultaneous execution of a RETURN transfer type along with execution of any instruction. That is, it does the same thing as if this instruction, in addition to whatever else it does, had executed a RETURN transfer type jump without the N bit on. It is the responsibility of the programmer to avoid conflicts in the use of this bit simultaneously with other types of transfers.

The POPJ bit should be used in a JUMP instruction only in conjunction with the RETURN transfer type. This will cause a RETURN operation in either case, but execution of the following instruction is conditional, controlled by the N bit and the conditional JUMP instruction. The POPJ bit, when used in a DISPATCH instruction, is

specially over-ruled by the JUMP and CALL transfer types. This allows you to RETURN normally, but jump off to other code in exceptional cases, using the same dispatch table as other dispatch instructions which do not want to return. The POPJ bit should not be used in conjunction with writing of dispatch or instruction memory, nor with the SPC pop and push functional source and destination. The machine doesn't bother to do anything reasonable in these cases.

The DISPATCH Instruction

The dispatch instruction allows selection of any source available on the M bus [see description of M bus sources in the Data Path section], and the dispatch on any sub-field of up to 7 bits from the selected word. The selected subfield is ORed with the "dispatch address" field of the instruction to produce an 11 bit address. This address is used to look up a 14 bit PC and 3 bit transfer type in the dispatch memory. The SPC-pointer-and-data-pop source will not operate reasonably in conjunction with the dispatch instruction.

- IR<44-43> = 2 (DISPATCH operation)
- IR<41-32> = Dispatch constant (also A source when writing D-MEM)
- IR<31-26> = M source
- IR<25> = Alter return address pushed on SPC by the CALL transfer type, if the N bit is set, to be the address of this instruction rather than the next instruction.
- IR<24> = Enable instruction-stream hardware (described later).
- IR<23> = Unused
- IR<22-12> = Address in dispatch memory
- IR<9-8> = Control dispatching off the map, see below.
- IR<7-5> = Length of byte (not minus 1!) from M source to dispatch on
- IR<4-0> = Rotation count (to the left) of M source

The dispatch operation takes the specified M source word and rotates it to the left as specified by the rotation count. All but the low K bits are masked out, where K is the contents of the length field. The result is OR'ed with the dispatch address, and this is used to address the 2K dispatch memory, which supplies the new PC and the R, P, and N bits.

If bits 8 and 9 of IR are not zero, the bottom bit of the dispatch address comes from the virtual memory map rather than the rotator and masker. The address inputs to the map in this case come from MD. This is primarily useful for testing pointers just fetched from main memory for validity with respect to the garbage collector's conventions. IR<8> selects bit 14 of the second level map, and IR<9> selects bit 15. Selecting both bits ORs them together.

The dispatch constant field is loaded into the DISPATCH CONSTANT register on every dispatch instruction. This register is accessible as an M source. The dispatch constant field has nothing whatsoever to do with the operation of dispatching; it is merely a convenient device for loading a completely random register while doing something else. (Uses for this feature are discussed in a later section.)

Miscellaneous function 2 inhibits the normal action of the instruction and instead loads the dispatch memory with the low order contents of the A memory scratchpad location specified in the A source. Note that the A source address is the same field as the dispatch constant field. The dispatch constant is loaded anyway, but this can be ignored. The parity bit (bit 17) is also loaded, and it is the responsibility of the

programmer to load correct (odd) parity into the memory. Normal addressing of the dispatch memory is in effect, so it is advisable to have the length field contain 0 so that the dispatch memory location to modify is uniquely specified by the dispatch address in the instruction.

The JUMP Instruction

The JUMP instruction allows conditional branching based on any bit of any M source or on a variety of internal processor conditions, including ALU output. (While DISPATCH could also be used to test single M source bits, the use of JUMP saves dispatch memory.) The JUMP operation is also used, by means of a trick, to write into the instruction memory.

IR<44-43> = 1 (JUMP operation)

IR<41-32> = A source

IR<31-26> = M source

IR<25-12> = New PC

IR<9> = R bit (1 means pop new PC off SPC stack)

IR<8> = P bit (1 means push return PC onto SPC stack)

IR<7> = N bit (1 means inhibit next instruction if jump successful)

IR<6> = If 1, invert sense of jump condition

IR<5> = If 0, test bit of M source; if 1, test internal condition

IR<4-0> = If IR<5>=0, rotation count for M source.

If IR<5>=1, condition number:

0 Low bit of shifter output (illegal)

1 M source < A source

2 M source ≤ A source

3 M source = A source

4 Page fault

5 Page fault or interrupt pending

6 Page fault or interrupt pending or sequence break flag

7 Unconditionally true

Page faults, interrupts, and sequence breaks are documented in later sections.

The jump condition is determined as follows. If IR<5>=0, then the M source is rotated left by the rotation count; the low-order bit of the result is then tested. Thus, to test the sign bit, a rotation count of 1 should be used. The jump condition is true if the low-order bit is 1. If IR<5>=1, then the specified internal condition is tested. In either case, the sense of the jump condition is inverted if IR<6>=1. In particular, this allows testing of all six arithmetic relations between the M and A sources.

If the final jump condition, possibly after inversion, is true, then the new PC field and the R, P, and N bits are used to determine the new contents of the PC. If the condition is not true, execution continues with the next instruction, modulo the POPJ bit.

If both the R and P bits are set (WRITE), then A and M sources are (conditionally!) written into the instruction memory. Bits <47-32> are taken from A source bits <15-0>; bits <31-0> are taken from M source <31-0>. Notice that this is not the same alignment of bits as is used for the "next instruction modify" functional destinations (16 and 17). The reason for the odd location of WRITE in the instruction

set is due to the way in which it operates. It causes the same operations as the CALL transfer type, resulting in the old PC plus 1 or 2 being saved on the SPC stack and the PC register being loaded with the address to be modified. Then, when the instruction memory would normally be fetching the instruction to be executed from that location, a write pulse is generated, causing the saved data from the A and M sources to be written into the instruction memory. Meanwhile, the machine simulates a RETURN transfer instruction, causing the SPC stack to be popped back into the PC and instruction execution to proceed from where it left off. Note that this instruction requires use of a word on the SPC stack and requires an extra cycle. It is highly recommended that the N bit also be on in the JUMP instruction, since the processor will be executing a RETURN transfer type unconditionally during what should be the execution of the instruction following the write. If, however, this does not conflict with other things that this following instruction specifies, then the following instruction may be executed. Care is required.

Program Modification

A novel technique is used for variabilizing fields in the program instruction. Two of the "functional destinations" of the output bus are (conceptual) registers (sometimes collectively referred to as the OA register), whose contents get OR'ed with the next instruction executed. Combined with the shifter/masker ability to move any contiguous set of bits into an arbitrary field, this feature provides, for example, variable rotation counts and the ability to use program determined addresses of registers; for example, it can be used to index into the A scratchpad memory.

Functional destination 16 (OA-REG-LOW), when written into, effectively OR's bits <25-0> into bits <25-0> of the next instruction; functional destination 17 (OA-REG-HIGH) effectively OR's bits <21-0> into bits <47-26> of the next instruction. The place between bits <26> and <25> is a natural dividing line for all classes of instructions. Note that only one half of a particular instruction can be modified, since it is impossible to write into both functional destinations simultaneously.

When this feature is used, parity checking is disabled for the word fetched from the instruction memory, since the OA "register" is OR'ed into the output of the memory before parity is checked.

This feature is particularly useful for supplying the address of a location of instruction memory or dispatch memory to be written into, for specifying variable addresses in the A and M memories, and for operations on bytes of variable length or position. Examples of these are detailed in a later section.

Clocks


The CADR processor uses only one clock signal. This clock loads output data into the designated registers, and a new PC and instruction are also loaded. The only events which do not take place synchronous with the clock are the control signals for the A, M, and PDL scratchpads and the SPC stack. For these devices, a two stage cycle is performed. During the first phase, the source addresses of the respective devices are gated into the address inputs. After the output data has settled, the outputs of these devices are latched. Then, the address is changed to that specified as the write location from the previous instruction. After the address has settled, a write pulse is generated for the scratchpad memory to perform the write. Pass-around paths are provided (invisibly to the programmer) for the A and M memories, which notice and correct read references to a location which was written into on the previous cycle but has not yet actually been written into the scratchpad. No such pass-around path is provided for the PDL memory, because on any cycle in which the PDL memory is written into, the M scratchpad must also be written into, and so the next instruction can refer to that M scratchpad location, thereby using the M pass-around path. The SPC stack has a pass-around path when used by the RETURN transfer type, but does not have a pass-around path when used as an M source. The RETURN pass-around path makes it possible to have a subroutine only two instructions long. It would take extra hardware to provide the missing pass-around paths, and examination of actual microprograms showed that they would be very rarely used.

The clock cycle is of variable length. The duration of the first half of the cycle (the "read phase") is controlled by both the ILONG bit of the instruction (IR<45>) and by two "speed" bits from the diagnostic interface. The duration of the second half (the "write phase") is normally fixed. This clock serves as both the processor clock and a clock for the bus interface, memory, and external devices.

The clock can be stopped at the end of either phase, for several reasons. Usually the clock stops at the end of the read phase, referred to as "wait". This leaves the clock in the inactive high state, and leaves the latches on the memories open. The clock can wait because the machine was commanded to halt by the diagnostic interface, because a single-step commanded by the diagnostic interface has completed, because of an error such as a parity error, because of the statistics counter overflowing, or because of a memory-wait condition. This latter condition happens if a main memory cycle is initiated while a previous cycle is still in progress, or if the program calls for the result of a main memory read before the bus controller has granted the bus access needed to perform that read cycle. During a clock wait, the processor clock stops, but the clock to the rest of the system (the bus interface and XBUS devices), continues to run, allowing them to operate. When the processor finishes waiting the processor clock starts up in synchrony with the external clock.

The clock can also stop at the end of the write phase, referred to as "hang". This is used only during memory reads. If the processor calls for the result of a read which is in progress but has not yet completed, it hangs until the data has arrived from memory and sufficient time has passed for the data to flow through the data paths and appear on the output bus. This is also sufficient time for the parity of the data to be checked. In the case of a hang, both clocks stop, which allows them to restart synchronously without any extra delay. In this way, the speed of the processor is adjusted

to exactly match the speed of the memory.



CADR Cycle Timing

Accessing Memory

Access to main memory is accomplished through use of several functional sources and destinations. These perform three functions; first, they allow access to two registers, VMA (virtual memory address) and MD (memory data). Secondly, they can initiate memory operations. Thirdly, they can wait for a memory operation to be completed. Actually, this facility is not just for accessing main memory; it is used to access any device on the Xbus or the Unibus, which includes not only memory but peripheral equipment. For simplicity the term "memory" will be used, however.

There are eight functional destinations associated with the memory system. Four of these load data into the VMA, the other four load data into the MD. Each group of four consists of one with no other side effects, one which starts a read cycle, one which starts a write cycle, and one which writes into the virtual address map.

In a memory read operation, data from memory is placed in the MD register when it arrives, and can then be picked up by the program (using a functional source). In a memory write operation, the program places the data to be written into the MD register (by using a functional destination), whence it is passed to the memory.

The VMA register contains the virtual address of the location to be referenced. This is 24 bits long; the high 8 bits of the register exist but are ignored by the hardware. The VMA contains a "virtual" address; before being sent to the memory it is passed through the "map", which produces a 22 bit physical address, controls whether permission for the read or write operation requested is allowed, and remembers 8 bits which the software (microcode) can use for its own purposes.

Except when starting a memory cycle, the address to be mapped comes from bits <23-0> of the MD register, rather than the VMA register. The reason for this is to simplify the use of the map for checking what "space" a pointer being read from or written into memory points at, a frequently-needed operation in the Lisp machine garbage-collection algorithm.

The map consists of two scratchpad memories. The First Level Map contains 2048 5-bit locations, and is addressed by bits <23-13> of the VMA or MD. The Second Level map contains 1024 24-bit locations, and is addressed by the concatenation of the output from the First Level Map and bits <12-8> of the VMA or MD. The virtual address space consists of 2048 blocks, each containing 32 pages. Each page contains 256 words (of 32 bits, of course). Each block of virtual address space has a corresponding location in the First Level Map. Locations in the Second Level Map are not permanently allocated to particular addresses; instead, the First Level Map location for a block of virtual addresses indicates where in the Second Level Map those addresses are currently described. The Second Level Map contains sufficient space to describe 32 blocks, so at any given time most blocks must be described as "no information available." This done by reserving the last 32 locations in the Second Level Map for this purpose and filling them with "no information available" page descriptors; most First Level Map locations will point here.

The output of the Second Level Map consists of:

MAP<23> = access permission
 MAP<22> = write permission
 MAP<21-14> = available to software. Note that bits 15 and 14 can
 be tested by the DISPATCH instruction.
 MAP<13-0> = physical page number

The physical address sent to memory is the concatenation of the physical page number and bits 7-0 of the VMA.

The two maps can be read by putting an appropriate address in the MD, and reading the functional source MEMORY-MAP-DATA (11):

MAP<31> = 1 if the most recent memory cycle was not performed because it
 was an attempt to write without write permission, i.e. a 1 in
 bit 22 of the second level map.
 MAP<30> = 1 if the most recent memory cycle was not performed because there
 was no access permission, i.e. a 1 in bit 23 of the second level map.
 MAP<30> is 0 if no access fault exists, although a write fault may
 exist. Note that bits <31-30> apply to the last attempted memory
 cycle, and have nothing to do with the map locations addressed by
 the contents of MD.
 MAP<29> = 0 always.
 MAP<28-24> = First Level Map
 MAP<23-0> = Second Level Map

The maps can be written by using one of the functional destinations VMA-WRITE-MAP (23), MEMORY-DATA-WRITE-MAP (33). The MD supplies the address of the map location to be written, and the VMA supplies the data to be written, and tells which level of the map is being written. One register must be set up in a previous instruction, the other is written via the functional destination, and the actual writing into the map happens on the following cycle. There is no pass-around path and no latch for the map, so the following instruction must not use it.

The first level map is written from bits <31-27> of the VMA, if VMA<26> is a 1. (These are not the same bits as it reads into when using the MEMORY-MAP-DATA functional source.) The second level map is written from VMA<23-0>, if VMA<25> is a 1. Note that when writing the second level map the first level map supplies part of the address, and must have been written previously. Therefore it is not useful to write both at the same time, although it is possible to set both bits to 1.

Main memory operations are initiated by using one of the functional destinations VMA-START-READ (21), VMA-START-WRITE (22), and MEMORY-DATA-START-WRITE (32). There is also MEMORY-DATA-START-READ (31), but it is probably useless. In the case of a write, the VMA supplies the address and the MD supplies the data, so one register must be set up in advance and the other is set up by the functional destination that starts the operation. A main memory read can also be started by the

macro instruction-stream hardware, described later.

The register named (VMA or MD) is loaded with the result of the instruction (from the Output Bus) at the end of the cycle during which that instruction is executed. During the following cycle, the map is read. The instruction executed during this cycle should be a JUMP instruction which checks for a page fault condition. At the end of this cycle, if no page fault occurs, the memory operation begins. The processor continues executing while the memory operation happens, but if any operation which conflicts with the memory being busy is attempted, the machine waits or hangs until the memory operation has been completed. Such references include asking for the results of a read cycle by using the MEMORY-DATA (12) functional source, using any functional destination that refers to the VMA, MD, or MAP, or attempting to start a read cycle via the instruction-stream hardware.

The presence or absence of a page fault is remembered until the next time a memory cycle is started, so it is not strictly necessary to check for page fault immediately after starting a cycle, but is good practice.

The MEMORY-DATA-START-WRITE destination is useful for doing the second half of a read-followed-by-write operation, since the correct value is still in the VMA. Note that it is still necessary to check for a page fault after starting the write, since you may have read permission but not write permission.

There is a feature by which main memory parity errors can be trapped to the microcode. A bit in the diagnostic interface controls whether or not this is enabled. When the MEMORY-DATA functional source is used, and the last thing to be loaded into the MD was data from memory which had even parity, a main memory parity error has occurred. If trapping is enabled, the current instruction is NOPed and a CALL transfer to location 0 is forced. The following instruction is also NOPed. The trap routine must use the OPC registers to determine just where to return to if it plans to return, since if a transfer operation was in progress the address pushed on the SPC stack by the trap may have nothing to do with the address of the instruction which caused the trap. This is also true of the error-handler for microcode-detected programming errors. If a main memory parity error occurs, and trapping is not enabled, the machine halts if error-halting is enabled, just as it does in response to a parity error in an internal memory.

When using semiconductor main memory, which has single-bit error correction, a parity error trap indicates that an uncorrectable multiple-bit error occurred. Single-bit errors are corrected automatically by the hardware, and cause an interrupt so that the processor may, at its leisure, log the error and attempt to rewrite the contents of the bad location.

The Instruction-Stream Feature

The CADR processor contains a small amount of hardware to aid in the interpretation of an instruction stream which comes in units smaller than the CADR word size. For example, the Lisp-machine macrocompiled instruction set uses 16-bit units. The hardware speeds up both fetching and decoding of instructions by relieving the microcode of some routine bookkeeping.

Both 8-bit (byte) and 16-bit (halfword) instructions are supported, depending on a mode bit (bit 29 of the "Interrupt Control" register, functional destination 2.) The hardware decides when it is time to fetch a new main-memory word, containing the next 2 or 4 units of the instruction stream, and alters the flow of microprogram control. The hardware provides a feature by which the rotator control can be made to select the current unit of the instruction stream; this is used when dispatching on the instruction being interpreted, and when extracting fields of the instruction via the BYTE microinstruction.

There is a 26-bit register called the Location Counter (LC), which can be read by functional source 13 and written by functional destination 1. It always contains the address of the next instruction stream unit, in terms of 8-bit bytes. In halfword mode $LC<0>$ is forced to zero. The LC is capable of counting by 1 or 2 (depending on byte vs. halfword mode) and has a special connection to the VMA; the VMA is loaded from the LC, divided by 4, when an instruction-fetch occurs.

The high 6 bits of functional source 13 are not part of the LC per se, but contain various associated status, as follows:

- 31 Need Fetch. This is 1 if the next time the instruction stream is advanced, a new word will be fetched from main memory. This is a function of the low 2 bits of LC, of byte mode, and of whether the LC has been written into since an instruction word was last fetched from main memory.
- 30 not used, zero.
- 29 LC Byte Mode. 1 if the instruction stream is in 8-bit units, 0 if it is in 16-bit units. This reflects bit 29 of the Interrupt Control register.
- 28 Bus Reset. This reflects bit 28 of the Interrupt Control register, which is set to 1 to reset the bus interface, the Unibus, and the Xbus.
- 27 Interrupt Enable. 1 if external interrupt requests are allowed to contribute to the JUMP condition. This reflects bit 27 of the Interrupt Control register.
- 26 Sequence Break. 1 if a sequence break (macrocode interrupt signal) is pending. This flag does nothing except contribute to the JUMP condition. This reflects bit 26 of the Interrupt Control register.

Bit 14 of the SPC stack is used to flag the return address containing it as the address of the main instruction-interpretation loop. The hardware recognizes a RETURN transfer with $SPC<14>=1$ as completing the interpretation of one instruction and initiating the interpretation of the next. The instruction stream will be advanced to its next unit (byte or halfword) in the cycle following the RETURN transfer. (It is delayed one cycle for obscure timing reasons.) This cycle is free to also execute a useful microinstruction, provided it does not use the LC, VMA, MD, and associated hardware.

Advancing the instruction stream increments the LC, by 1 or 2. If a new word needs to be fetched from main memory, the unincremented LC, divided by 4, is transferred to the VMA and a read cycle is started. A fetch can be required either because the LC points at the first unit of a word or because the LC has been modified since the last instruction stream advance (a branch occurred). It is legal for the instruction which does the RETURN transfer to modify the LC, and a fetch will always be required. If no fetch is required, the RETURN transfer is altered by forcing SPC<1> to 1, skipping over two microinstructions which, in the fetch case, check for a page fault (or interrupt or sequence break) and transfer the new instruction stream word from MD into a scratchpad location.

The instruction stream can also be advanced by a DISPATCH instruction with bit 24 set. In this case, no alteration of the SPC return address occurs. The dispatch should check the NEEDFETCH signal, which is available as bit 31 of the LC functional source, to determine whether a new word is going to be fetched. If a fetch occurs, the DISPATCH should call a subroutine to check for page fault and transfer the new instruction stream word from MD to a scratchpad location. If no fetch occurs, the DISPATCH should drop through. The instruction after the DISPATCH may then operate on the next unit of the instruction stream. This feature is provided to facilitate the use of multi-unit instructions.

The remaining hardware associated with the instruction stream feature implements miscellaneous function 3, which alters the M-rotate field to select the current unit of the instruction stream from the current word, which should be supplied as the M-source. This applies to any operation which uses the rotator: BYTE instructions, DISPATCH instructions, and JUMP instructions which test a bit. The instruction should be coded for the unit (byte or halfword) at the right-hand end of the word. In half-word mode, IR<4> is XOR'ed with LC<1> to produce the high-order bit of the rotate count. In byte mode, IR<4> is XOR'ed with (LC<1> XOR LC<0>), and IR<3> is XOR'ed with LC<0>. The effect, since the LC always has the address of the next instruction, and the bits are numbered from right to left, is as desired. In halfword mode, the low half of the M source is accessed for the even instruction, when LC<1>=1, and the high half is accessed for the odd instruction, when LC<1>=0.

Multiplication, Division, and the Q register

The Q register is provided in CADR primarily for multiplication and division. It is occasionally useful for other things because it is an extra place to put the results of an ALU instruction, and because it can be used to collect the bits which are shifted out when the OUTPUT-SELECTOR-RIGHTSHIFT-1 operation is used in an ALU instruction.

The Q register is controlled by two bits (IR<1-0>) in the ALU instruction. The operations are do nothing, shift it left, shift it right, and load it from the output of the ALU. (It loads from the ALU rather than the Output Bus for electrical reasons.) When the Q register shifts left, Q<0> receives -ALU<31>, the complement of the sign of the ALU output. When the Q register shifts right, Q<31> receives ALU<0>, the low bit of the ALU output. The Q register is also connected to the Output Bus shifter; when the Output Bus is shifted left, OB<0> receives Q<31>, the sign of the Q. These interconnections are dictated by the needs of multiplication and division.

Multiplication in CADR is a simple, 1 bit at a time, shift-and-add affair. The hardware provides a conditional-ALU operation, MULTIPLY-STEP, which is ADD if Q<0>=1, and SETM otherwise. This is used in combination with SHIFT-Q-RIGHT and OUTPUT-SELECTOR-RIGHTSHIFT-1. Initially the multiplicand is placed in an A-scratchpad location and the multiplier is placed in Q. 32 MULTIPLY-STEP operations are executed; as Q shifts to the right each of the bits of the multiplier appear in Q<0>. If the bit is 1, the multiplicand gets added in. The results of each operation go into an M-scratchpad location, which is fed back into the next step. The low bit of each result is shifted into Q. Thus, when the 32 steps have been completed, the Q contains the low 32 bits of the product, and the M-scratchpad location contains the high 32 bits.

This algorithm needs a slight modification to deal with 2's complement numbers. The sign bit of a 2's complement number has negative weight, so in the last step if Q<0>=1, i.e. the multiplier is negative, a subtraction should be done instead of an addition. The hardware does not provide this, so instead we do a subtraction after the last step, which is adding and then subtracting twice as much, which has the effect of subtracting. Note that this correction only affects the high 32 bits of the product, and can be omitted if we are only looking for a single-precision result. Consider the following code. (The CONSLP assembler format used is explained later in this document.)

; Multiply Subroutine. A-MPYR times Q-R, low product to Q-R, high to M-AC.

MPY ((M-AC) MULTIPLY-STEP M-ZERO A-MPYR)	:Partial result = 0 in first step
(REPEAT 30. ((M-AC) MULTIPLY-STEP M-AC A-MPYR))	:Do 30 steps
(POPJ-IF-BIT-CLEAR-XCT-NEXT	:Return after next if A-MPYR positive
(BYTE-FIELD 1 0) Q-R)	
((M-AC) MULTIPLY-STEP M-AC A-MPYR)	:The final step
(POPJ-AFTER-NEXT	
(M-AC) SUB M-AC A-MPYR)	:Correction for negative multiplier

(NO-DP)

;Jump delay

To multiply numbers of less than 32 bits is also possible. With the same initial conditions, after n steps the high n bits of the Q contain the low n bits of the product, and the remaining bits of the product are in the low bits of the M-scratchpad location. Two BYTE instructions can be used to extract and combine these bits to produce a right-adjusted product, if the numbers are unsigned.

Division is a little more complex than multiplication. It too goes a bit at a time, using a non-restoring algorithm which either adds or subtracts at each stage. The basic idea is to keep subtracting the divisor from the dividend, shifted over by different amounts, as in long-division by hand. If the subtraction produces a positive result, it "goes in" and a quotient bit of 1 is produced. If the subtraction produces a negative result, it "fails to go in" and a quotient bit of 0 is produced. Instead of backing up and not doing the subtraction, we set a flag that too much has been subtracted, and add instead the next time. This works since the weight of the divisor on the next step is half as much, and $B(A/2) = B-A+(A/2)$. The "flag" is simply the complement of the quotient bit produced, except for the first step when the flag must be forced to OFF.

Division does not handle 2's complement numbers as easily as multiplication does. The algorithm essentially requires all positive numbers, however the hardware automatically takes the absolute value of the divisor by interchanging addition and subtraction if the divisor is negative. It is up to the microcode to make the dividend positive beforehand, and to determine the correct signs for the quotient and remainder afterward. The sign of the quotient should be the XOR of the signs of dividend and divisor. The sign of the remainder should be the same as the sign of the dividend.

Initially the positive dividend is in the Q register and the signed divisor is in an A-scratchpad location. Appropriate conditional-ALU operations are used in conjunction with the SHIFT-Q-LEFT and OUTPUT-SELECTOR-LEFTSHIFT-1 functions. An M-scratchpad location receives the result of each step, and is fed back to the next step. This location initially contains the high 32 bits of the double-length dividend, or 0 if the dividend is single-precision. At each step, the OUTPUT-SELECTOR-LEFTSHIFT-1 operation brings the high bit of the Q into the low bit of the M-scratchpad, bringing up another bit of the dividend. At each step, the complement of the sign of the ALU output represents a bit of the quotient and is shifted into the low end of Q. After 33 steps, Q contains the positive quotient (which is why it is called the Q-for-quotient register). The reason why it takes 33 steps rather than 32 is a little difficult to explain. The quotient bit produced by the first step, if 1, indicates "divide overflow", and is not really part of the quotient. When using a single-precision dividend, "divide overflow" can only happen if the divisor is zero, since the initial operation is zero minus the absolute value of the divisor, which is negative unless the divisor is zero.

What is left of the dividend after all the subtractions is the positive remainder. The last step does not use OUTPUT-SELECTOR-LEFTSHIFT-1, so that the M-scratchpad will receive the remainder rather than the remainder times 2. If the "too much has been subtracted" flag is set, it is necessary to do one final addition to correct

the remainder. This addition simply undoes the previous subtraction, not also doing a new subtraction, because of the omission of the left shift.

The ALU operations for division are:

DIVIDE-STEP The conditional add or subtract described above, SHIFT-Q-LEFT, and OUTPUT-SELECTOR-LEFTSHIFT-1. $Q<0>=0$ serves as the "too much has been subtracted" flag.

DIVIDE-FIRST-STEP Identical to DIVIDE-STEP except that the "too much has been subtracted" flag is forced to be off.

DIVIDE-LAST-STEP Identical to DIVIDE-STEP except that the OUTPUT-SELECTOR-LEFTSHIFT-1 is omitted.

DIVIDE-REMAINDER-CORRECTION-STEP The conditional add or subtract logic is used, except subtract is turned into SETM by invoking part of the multiply logic. The exchanging of add and subtract if the divisor is negative then applies, doing the right thing. No shifting occurs and Q is unchanged.

Division of numbers smaller than 32 bits can be accomplished in less than 33 steps by sufficiently careful shifting of the inputs and outputs.

To illustrate how it all fits together, and show how to do the sign-correction, here is the code for 32-bit division, with a double-precision dividend, in the CONSLP format explained later in this document:

```

; Division Subroutine.

; M-AC and M-1 are the high and low words of the dividend, respectively.
; M-2 is the divisor. The quotient is in M-AC, the remainder in M-1.

DIV      ((JUMP-GREATER-OR-EQUAL M-AC A-ZERO DIV1)) ;Check for negative dividend
          ((JUMP-NOT-EQUAL-XCT-NEXT M-1 A-ZERO DIV0)) ;If so, change sign
          ((M-1 Q-R) SUB M-ZERO A-1)
          ((M-AC) SUB M-AC (A-CONSTANT 1)) ;Borrow from high if low is zero

DIV0     ((M-AC) SETCM M-AC) ;1's complement high dividend
          (CALL DIV2) ;Now, call positive-dividend case
          (POPJ-AFTER-NEXT (M-1) SUB M-ZERO A-1) ;Make the remainder negative,
          ((M-AC) SUB M-ZERO A-AC) ;and change the sign of the quotient

; Divide routine for positive dividend.

DIV1     ((Q-R) M-1) ;Low dividend to Q-R
DIV2     ((M-1) DIVIDE-FIRST-STEP M-AC A-2) ;First division step
          (JUMP-IF-BIT-SET (BYTE-FIELD 1 0) Q-R DIVIDE-OVERFLOW) ;Error check
          (REPEAT 31. ((M-1) DIVIDE-STEP M-1 A-2)) ;Middle division steps
          ((M-1) DIVIDE-LAST-STEP M-1 A-2) ;Final step, quotient in Q-R
          ((M-1) DIVIDE-REMAINDER-CORRECTION-STEP M-1 A-2) ;M-1 gets remainder
          ((M-AC) Q-R) ;Extract quotient from Q-R
          (POPJ-AFTER-NEXT) ;Return after next, but if
          (POPJ-GREATER-OR-EQUAL M-2 A-ZERO) ; divisor is negative.

```

((M-AC) SUB M-ZERO A-AC)

; change sign of quotient

The Bus Interface

The Bus Interface connects the CADR machine to two busses, the Unibus and the Xbus. The Unibus is a regular pdp11 bus, used to attach peripheral devices, especially commercial devices designed for the PDP11 line. The Xbus is a 32-bit bus used to attach memory and high-performance peripheral devices, such as disk. The bus interface also includes the diagnostic interface, which allows a unibus operator, such as a pdp10, a pdp11, or another lisp machine, to control the operation of the machine, hardware to pass interrupts from the Unibus and the Xbus to the processor, the logic which arbitrates the Xbus, and the logic which arbitrates the Unibus in the absence of a pdp11 on that bus.

The Bus Interface allows the CADR machine to access memory on the Xbus and devices on the Unibus, allows independent devices on the Xbus to access the Xbus (only), and allows Unibus devices to access Xbus memory (through a map since the Unibus address space is not big enough.) Buffering is provided when the Unibus accesses the Xbus, to convert a 32-bit word into a pair of 16-bit words.

The CADR machine sees a 22-bit physical address space of 32-bit words. The top 128K of this, locations 17400000-17777777, reference the Unibus. Each 32-bit word has a 16-bit Unibus word in bits 0-15, and zero in bits 16-31. There is no provision for using byte addressing on the Unibus, nor for read-pause-write cycles. The 128K immediately below the Unibus, locations 17000000-17377777, are reserved for Xbus I/O devices. Locations 0-16777777 are for Xbus memory.

The bus interface includes a number of Unibus registers which control its various functions:

Spy Feature

Unibus locations 766000-766036 are used for the Spy feature, which is described in detail elsewhere. These locations read and write various internal signals in the CADR machine, and provide the necessary hook for microcode loading and diagnostics.

Two-Machine Lashup

Two bus interfaces may be cabled together with a single 50-wire flat cable for maintenance purposes. One machine, the debugger, is able to perform reads and writes on the other machine's, the debuggee's, Unibus. Through registers on the Unibus (such as the Spy feature), the debuggee may be diagnosed and exercised. By using the debuggee's Unibus map (described below), the debuggee's Xbus can be exercised. The following locations on the debugger's Unibus control this feature:

- 766100 Reads or writes the debuggee-Unibus location addressed by the registers below.
- 766114 (Write only) Contains bits 1-16 of the debuggee-Unibus address to be accessed.
Bit 0 of the address is always zero.
- 766110 (Write only) Contains additional modifier bits, as follows. These bits are reset to zero when the debuggee's Unibus is reset.

- 1 Bit 17 of the debugger-Unibus address.
 - 2 Resets the debugger's Unibus and bus interface. Write a 1 here then write a 0.
 - 4 Timeout inhibit. This turns off the NXM timeout for all Xbus and Unibus cycles done by the debugger's bus interface (not just those commanded by the debugger).
- 766104** (Read only) These contain the status for bus cycles executed on the debugger's busses. These bits are cleared by writing into location 766044 (Error Status) on the debugger's Unibus. They are not cleared by power up. The bits are documented below under "Error Status".

Error Status

- 766044** Reading this location returns accumulated error status bits from previous bus cycles. Writing this location ignores the data written and clears the status bits. Note that these bits are not cleared by power up.
- 1 Xbus NXM Error. Set when an Xbus cycle times out for lack of response.
 - 2 Xbus Parity Error. Set when an Xbus read receives a word with bad parity, and the Xbus ignore-parity line was not asserted. Parity Error is also set by Xbus NXM Error.
 - 4 CADR Address Parity Error. Set when an address received from the processor has bad parity. Indicates trouble in the communication between the processor and the bus interface.
 - 10 Unibus NXM Error. Set when a Unibus cycle times out for lack of response.
 - 20 CADR Parity Error. Set when data received from the processor has bad parity. Indicates trouble in the communication between the processor and the bus interface.
 - 40 Unibus Map Error. Set when an attempt to perform an Xbus cycle through the Unibus map is refused because the map specifies invalid or write-protected.

The remaining bits are random (not necessarily zero).

Interrupts

The bus interface allows the CADR machine to field interrupts on the Unibus, if no pdp11 is present. If a pdp11 is present, its program can forward interrupts to the CADR machine in a transparent way. The Xbus also can interrupt the CADR machine. The following Unibus locations control interrupts and the Unibus arbitrator:

- 766040** Reading this location returns interrupt status, as follows:
- 1 Disable Interrupt Grant. If this is set, the Unibus arbitrator will not grant BR4, BR5, BR6, and BR7 requests. It will continue to grant NPR

- requests. Powers up to zero.
- 2 Local Enable (read only). 1 means that the bus interface is arbitrating the Unibus. 0 means that a pdp11 is present on the bus and is doing the arbitration.
- 1774 Bits 9-2 contain the vector address of the last Unibus interrupt accepted by the bus interface or simulated by the pdp11 program.
- 2000 Enable Unibus Interrupts. A 1 here causes bit 15 (Unibus interrupt) to be set when the bus interface accepts a Unibus interrupt. This bit is not reset by power-up.
- 4000 Interrupt Stops Grants. A 1 here causes bit 0 (Disable Interrupt Grant) to be set when the bus interface accepts a Unibus interrupt, thus preventing further interrupts until the CADR machine has processed the first interrupt. This bit is not reset by power-up.
- 30000 Bits 13-12 are the "interrupt level" for purposes of Unibus granting. The mapping to normal pdp11 levels is: 0->0, 1->4, 2->5, 3->6. To simulate level 7, turn on Disable Interrupt Grant. These bits are not reset by power-up.
- 40000 Xbus Interrupt (read only). This bit is the interrupt-request line on the Xbus.
- 100000 Unibus Interrupt. A 1 indicates that a Unibus interrupt has been accepted by the bus interface or simulated by a pdp11 program, and is awaiting processing by the CADR program. This bit clears on power-up. Note that the interrupt-request signal to the CADR machine is the OR of bits 14 and 15.
- 766040 Writing this location writes into bits 0 and 10-13 (mask .36001) of the above register. This is used to change the "interrupt level" and to re-enable acceptance of Unibus interrupts after processing an interrupt.
- 766042 Writing this location writes into bits 2-9 and 15 (mask 101774) of the above register. This is used to simulate Unibus interrupts and to clear bit 15 (Unibus Interrupt) after processing an interrupt.

Locations between 766040 and 766136 not mentioned above are duplicates of other locations, and should not be used.

Unibus Map

Unibus locations 140000-177777 are divided into 16 pages which can be mapped anywhere in Xbus physical address space. Each page is 512 16-bit words or 256 32-bit words long, the same size as the pages of the CADR virtual memory. The first 8 pages can be addressed by a pdp11, while the second 8 are hidden under the pdp11 I/O space. The Unibus map is intended to be used both as a diagnostic path to the Xbus and for operating Unibus peripherals that access memory.

Each Xbus location occupies 4 Unibus byte addresses. It takes two 16-bit Unibus cycles to read or write one 32-bit Xbus location. 16 buffers (one for each page) are provided to hold the data between the two Unibus cycles. As long as each page is only in

use by a single bus-master, the right thing will happen.

An additional feature is that writing an Xbus address of 17400000 or higher through the Unibus map writes into CADR's MD register. This provides a 32-bit parallel data path into the processor for diagnostic purposes. These Xbus addresses are otherwise unusable, because they are used by the processor to address the Unibus.

Unibus locations 766140-766176 contain the 16 mapping registers. Note that these power up to random contents, and should be cleared by an initialization routine. The bit layout is:

100000 Bit 15 is the map-valid bit. If this is 0, this mapping register is not set up, and will not respond to the Unibus; NXM timeout will occur and an Error Status bit will be set.

40000 Bit 14 is the write-permit bit. If this is 0, this mapping register will not respond to Unibus writes; NXM timeout will occur and an Error Status bit will be set.

37777 Bits 13-0 contain the Xbus page number. These bits are concatenated with bits 9-2 of the Unibus address to produce the mapped Xbus address.

The Xbus

The Xbus is the standard 32 bit wide data bus for the CADR processor. Main memory and high speed peripherals such as the disk control and TV display are interfaced to the Xbus. Control of the Xbus is similar to the Unibus, in that transfers are positively timed and (as far as the devices are concerned) asynchronous. The bus is terminated at both ends with resistive pullups of 390 ohms to ground and 180 ohms to +5 volts, for an effective 123 ohm termination to +3.42 volts. At ground, each termination draws 28 mA. for a total load of 56 mA. The bus is open collector, and may be driven with any device capable of handling the 56 mA. load. The recommended driver is the AMD 26S10, which also provides bus receivers.

A typical read cycle begins with placing the address for the transfer on the -XADDR lines and the parity of the address on the -XBUS.ADDRPAR line. The -XBUS.RQ line is then lowered, initiating the request. The responding device places the requested data on the 32 -XBUS lines and the parity of the data on the -XBUS.PAR line. Should it not be convenient for the device to produce parity (as in the case of I/O registers), the device may assert -XBUS.IGNPAR to notify the bus master that the transfer should not be checked for correct parity. The responding device then asserts -XBUS.ACK, which remains asserted until the -XBUS.RQ signal is removed by the master.

Write requests proceed identically, except that the master asserts -XBUS.WR and the data to be written on the -XBUS lines along with the address lines. All bus masters are required to produce good parity data on writes.

Deskewing delays are the responsibility of the bus master. In particular, it is the responsibility of the bus master to assert good address, write, and data lines 80 ns. prior to asserting -XBUS.RQ, and these lines must be held until the -XBUS.ACK signal drops in response to the master dropping -XBUS.RQ. Responding devices are allowed to assert -XBUS.ACK at the same time they drive read data onto the -XBUS lines. Thus, masters should delay 50 ns. after receiving -XBUS.ACK before dropping -XBUS.RQ and strobing the data. Responding devices are required to drop -XBUS.ACK immediately after -XBUS.RQ is no longer asserted.

Normal bus master arbitration between the CADR processor and the Unibus requests is handled by the bus interface. Devices on the Xbus which must become bus master, such as the disk control, do so by asserting the -XBUS.EXTRQ signal. When the bus becomes free, the bus interface responds by asserting -XBUS.EXTRGRANT. This signal is daisy chained between bus master devices on the Xbus, coming in on the -XBUS.EXTRGRANT.IN pin and leaving on the -XBUS.EXTRGRANT.OUT pin. Within each device, the decision is made whether or not to pass the grant onto the next device. Unlike the Unibus structure, the decision on whether to pass grant and the act of becoming bus master happen synchronously with a master clock signal distributed on the -XBUS.SYNC line.

When a device initiates a request, it immediately asserts -XBUS.EXTRQ. At the falling edge of -XBUS.SYNC it clocks the request signal into a D flip flop which we will call REQ.SYNC. When -XBUS.EXTRGRANT.IN goes low, the device asserts -XBUS.EXTRGRANT.OUT unless it has either the REQ.SYNC flip flop set, or is already the bus master. At the next falling edge of -XBUS.SYNC the device which has both -XBUS.EXTRGRANT.IN and REQ.SYNC set becomes bus master. The device should

immediately assert -XBUS.BUSY and may immediately begin asserting address lines for a transfer. -XBUS.BUSY may be dropped asynchronously, after the slave device drops -XBUS.ACK in response to the master's request.

The -XBUS.EXTGRANT.IN signal must be terminated with a resistive pullup of 180 ohms to +5 volts within each device which does not simply connect it to -XBUS.EXTGRANT.OUT.

XBUS Signal review:

Data lines:

-XBUS<31:0>	32 data lines, low when data is a one.
-XBUS.PAR	Parity of the 32 data lines. Required for writes.
-XBUS.IGNPAR	Ignore parity signal, may be asserted by any device for a read.

Address lines:

-XADDR<21:0>	22 address lines, low for address bit a one.
-XADDR.PAR	Odd parity for the address.

Cycle control lines:

-XBUS.RQ	Asserted by the master to request a read or write Minimum of 80 ns following stable -XADDR, -XBUS.WRITE, and -XBUS data.
-XBUS.ACK	Asserted by the slave in response to -XBUS.RQ No delay necessary following assertion of good read data.
-XBUS.WR	Asserted by the master during a write cycle.

Mastership control lines:

-XBUS.BUSY	Asserted when a device other than the bus interface is bus master. Only the bus interface examines this line. Asserted on a -XBUS.SYNC clock edge, dropped asynchronously after -XBUS.ACK drops.
-XBUS.EXTRQ	Asserted when a device other than the bus interface wishes to become bus master. Asserted asynchronously, may be removed asynchronously after the device becomes master, but before dropping -XBUS.BUSY.
-XBUS.EXTGRANT.IN	The daisy-chained mastership grant signal. Must be pulled up to +5V with a 180 ohm resistor.
-XBUS.EXTGRANT.OUT	Asserted initially by the bus interface, synchronously with the -XBUS.SYNC edge. The signal may be subject to synchronizer lossage, since it is a clocked version of -XBUS.EXTRQ which is not synchronous

with -XBUS.SYNC**Miscellaneous:****-XBUS.INIT**

When low, resets all devices. This is low during power on and off; and when the machine is reset.

-XBUS.SYNC

Synchronization clock for mastership passing and other desired purposes. Devices become bus master synchronous with the edge of this signal. The request will normally follow the edge by 80 ns.

-XBUSINTR

Driving this low requests an interrupt. All devices are required to initialize to a non-interrupt enable condition, and are required to have interrupt enable and disable bits which can selectively enable interrupts from that device. The "requesting interrupt" state must be readable in one of the device control register bits.

XBUSPOWER.OK

This line is HIGH when power is stable. It remains low for 3 seconds after power comes on, and goes low 3 seconds before power is turned off.

Error Checking

All internal memories in the CADR machine have parity checking. If bad parity is detected, the machine is halted, if that is enabled. The processor always completes the current instruction, and clocks the next one into the IR, before halting. This is done to simplify the timing and to ensure that it halts with the scratchpad memory latches open. It means that the data with bad parity will no longer be on the busses once the machine stops. Furthermore, one incorrect instruction will have been executed. The OPC registers can be helpful in reconstructing what must have happened.

Upon initial power-on, error halting is disabled, but it is expected that as soon as the bootstrap program has initialized all internal memories it will enable error halting.

Main memory parity is checked and can either halt the machine, cause a microcode trap, or be ignored, depending on mode flags in the diagnostic interface.

The data paths do not have any redundant checking. When the machine is bootstrapped it runs some simple diagnostics designed to detect solid failures in the memories and data paths.

Self Bootstrapping

When the machine is powered on it resets itself and the Unibus but does not automatically start up. A bootstrap sequence can be initiated in any of several ways. The diagnostic interface can command one. The diagnostic display panel, by grounding one wire, can start one. This is intended to be connected to a push button. The bus interface can start a bootstrap by grounding one wire. The chaos network interface, if it receives a certain sequence of messages from the network, will "push the boot button." The I/O board recognizes a special set of keyboard commands (left and right control-meta) as a boot signal. The character typed along with the left-right control-meta is available to the bootstrap for selection of software options.

The bootstrap sequence starts by resetting the machine, which will halt it if it is running. It turns on RUN, which will not do anything yet since the clock is stopped. It sets the machine to its slowest speed, disables parity traps, error halts, and the statistics counter, and enables the PROM (read-only) control memory. The trailing edge of the boot signal allows the clock to start, causing a trap to microcode location 0, just like the memory parity error trap. Location 0 of the PROM receives control. It must clear all internal memories (filling them with good parity), reset the Unibus (before first using it), enable error halts, set the machine speed to its normal value, run some diagnostic checks to be sure the machine is working to some extent, load the microcode from the disk, load the initial contents of main memory from the disk, and transfer control to the normal microcode at its start address by going over the Unibus and manipulating the diagnostic interface.

If the diagnostic self-test fails, the microcode goes into a loop, and the value of the PC can be read from the diagnostic display to determine what the problem seemed to be.

Interrupts and Sequence Breaks

Interrupts are hardware signals to the microcode - typically the microcode transfers data in or out of a buffer in main memory. When the signal requires the attention of full Lisp code, a sequence break is triggered. This consists of setting a sequence-break pending flag in A-memory, and, if a defer-sequence-break flag (also in A-memory) is not set, setting the hardware sequence-break flag. This flag is tested at various convenient points such as macroinstruction fetch, and causes the microcode to turn off the flag and enter the sequence-break routines. The sequence-break flag is tested by the same jump instruction that tests for page faults and interrupts.

Interrupts can be generated by both the Xbus and the Unibus. The exact protocol is documented in the section on the bus interface.

Sequence-breaks are software signals indicating the need to run the scheduler (a Lisp program). A sequence-break suggests that the condition for which some process is waiting may have become true. The scheduler checks all processes for runnability, and also checks if it is time to perform periodic actions which are not full processes. Lisp programs can defer sequence-breaks to protect critical areas, while still allowing interrupts so that real-time response at the lowest level is preserved.

Access to virtual memory in the Lisp Machine software environment is viewed as a primitive operation. Regardless of the actual location of a memory datum, the fetch of that item is continued. This view considerably simplifies coding of the system, but imposes moderately high potential latencies in responding to sequence breaks. Interrupts are handled entirely at the microcode level, and the response time for these will be quite short.

The interrupt-control register, writable by functional destination 2, and readable in the high bits of LC (functional source 13), contains three bits relevant to interrupts. Bit <27>, INTERRUPT ENABLE, allows the external interrupt signal from the bus interface to be seen by the JUMP instruction. Bit <26>, SEQUENCE-BREAK, is the sequence-break flag which is testable by the JUMP instruction.

Bit <28>, BUS-RESET, generates a RESET signal on the Unibus (BUS INIT L) and on the Xbus (XBUS.INIT L), and resets the bus interface, when it is written 1 and then 0. The machine also resets the busses when it is powered up.

Bit <29> is used by the Instruction-Stream feature.

The Statistics Counter

The statistics counter is a 32-bit counter, which increments whenever an instruction with bit 46 = 1 is executed. When the counter overflows from -1 to 0 the machine stops, after completing execution of the instruction which caused the overflow. (The stopping is under control of an enable bit in the diagnostic interface.) Bit 46 is always 0 in instructions from the PROM.

The statistics counter can be read and written using the diagnostic interface. It provides several facilities.

It can be used for metering, to measure how many instructions are executed, possibly restricted to a certain subset of the microprogram. The microcode debugger and console program has commands to set and clear the statistics bits in areas of control memory.

It can be used for breakpointing, by setting the counter to -1 and turning on the statistics bit in those instructions which have breakpoints set on them.

It can be used to find obscure bugs, by setting the statistics bit in all locations of control memory, and setting the appropriate number in the statistics counter to cause the machine to halt just before the point where the error appears, so that it can be single-stepped through the suspect microcode.

The statistics counter is loaded from the Instruction Write Register, rather than the normal diagnostic bus, because of its 32-bit width. Effectively it loads from the M bus with a 1-cycle delay. It is probably not possible for the machine to use the statistics counter on itself, although clever ways might be found.

The Diagnostic Interface

The diagnostic interface occupies 16 Unibus addresses. It includes a 16-bit diagnostic bus which can be used to read and write various portions of the machine. There are 16 readable locations, and 8 writable locations. A readable location and a writable location at the same address have no relation to each other. The diagnostic bus is used by debugging and maintenance programs, including the "console" program, and in a few cases by the machine itself during bootstrapping.

First we will describe the readable locations. These are sometimes called the "spy feature." Naturally, most of these are somewhat meaningless if read while the machine is running.

766000 IR<15-0>. The low 16 bits of the currently-executing instruction.

766002 IR<31-16>. The middle 16 bits of the currently-executing instruction.

766004 IR<47-32>. The high 16 bits of the currently-executing instruction.

766006 not used

766010 OPC. The OPCs are described below.

766012 PC. The current program counter, which is the address of the next instruction to be executed.

766014 OB<15-0>. The low half of the output bus.

766016 OB<31-16>. The high half of the output bus.

766020 Flag Register 1. This provides various signals associated with starting and stopping the machine. When the machine stops due to a hardware error, this register tells what happened. The bits are:

<15> = .WAIT. 1 if the machine is running or runnable, 0 if it is waiting for memory. See the discussion of Clocks for the exact meaning of WAIT.

<14> = .V1PE. Normally 1, 0 if the level-2 map had a parity error at the last clock.

<13> = .VOPE. Normally 1, 0 if the level-1 map had a parity error at the last clock.

<12> = HIGHOK. 1 if the high runs in the machine are all valid, 0 if some are not. This is essentially a power-supply check, and a check for broken wires.

<11> = .STATHALT. Normally 1, 0 if the machine has been stopped by the statistics counter.

<10> = ERR. 1 if an error condition is present. If ERRSTOP is on in the mode register, the machine is stopped.

<9> = SSDONE. 1 if a single-step operation has been completed.
 <8> = SRUN. 1 if the machine is trying to run (but it may be stopped by
 a parity error, by a wait condition, or by the statistics counter).
 <7> = -HIGHERR. 1 if there was HIGHOK at the last clock.
 <6> = -MEMPE. Normally 1, 0 if there was a main memory parity error
 that was not caught by a trap at the last clock.
 <5> = -IPE. Normally 1, 0 if there was a control memory parity error at
 the last clock.
 <4> = -DPE. Normally 1, 0 if there was a dispatch memory parity error
 at the last clock.
 <3> = -SPE. Normally 1, 0 if there was an SPC stack parity error at the
 last clock.
 <2> = -PDLPE. Normally 1, 0 if there was a PDL-buffer parity error at
 the last clock.
 <1> = -MPE. Normally 1, 0 if there was an M-scratchpad parity error at
 the last clock.
 <0> = -APE. Normally 1, 0 if there was an A-scratchpad parity error at
 the last clock.

766022 Flag Register 2. This register contains flags associated with pipelining and some miscellaneous control signals which the debugging program likes to see. The bits are:

<15> = unused
 <14> = unused
 <13> = WMAPD. The previous cycle said to write the map, and this cycle
 will.
 <12> = DESTSPCD. The previous cycle wrote into the SPC stack by using
 a functional destination (as opposed to a CALL transfer).
 <11> = IWRITED. The previous cycle did an I-MEM WRITE type of
 JUMP instruction, and this cycle will write control memory, do a
 RETURN transfer, and NOP the following cycle.
 <10> = IMODD. The previous cycle used the "OA register" to modify this
 cycle's instruction, or this cycle's instruction came from the
 DEBUG-IR (see below). This flag inhibits parity checking of the
 IR.
 <9> = PDLWRITED. The previous cycle caused a write into the PDL-
 buffer, and this cycle will do it.
 <8> = SPUSHD. The previous cycle caused a write into the SPC stack,
 and this cycle will do it.
 <7> = unused
 <6> = unused.
 <5> = IR<48>. This is the parity bit of the IR.
 <4> = NOP. The instruction currently in the IR is not really being
 executed; this cycle is a NOP cycle.
 <3> = -VMAOK. The last attempt to start a main memory cycle was not
 successful because the map indicated a page fault.

$\langle 2 \rangle$ = JCOND. 1 if the jump-condition is satisfied. Meaningless if the instruction in IR is not a JUMP instruction.

$\langle 1-0 \rangle$ = PCS1-0. These 2 bits select the next PC (the address of the instruction after next.) The encoded values are:

0 = SPC $\langle 13-0 \rangle$ the SPC stack.

1 = IR $\langle 25-12 \rangle$ the address specified by a JUMP instruction.

2 = DPC $\langle 13-0 \rangle$ the dispatch memory.

3 = IPC $\langle 13-0 \rangle$ the PC+1.

766024 M $\langle 15-0 \rangle$. The low half of the M-source selected by the instruction currently in IR.

766026 M $\langle 31-16 \rangle$. The high half of the M-source.

766030 A $\langle 15-0 \rangle$. The low half of the A-source selected by the instruction currently in IR.

766032 A $\langle 31-16 \rangle$. The high half of the A-source.

766034 ST $\langle 15-0 \rangle$. The low half of the statistics counter.

766036 ST $\langle 31-16 \rangle$. The high half of the statistics counter.

Here is a description of the writable registers of the diagnostic interface.

766000 DEBUG-IR $\langle 15-0 \rangle$. The low 16 bits of an instruction supplied by the diagnostic interface.

766002 DEBUG-IR $\langle 31-16 \rangle$. The middle 16 bits.

766004 DEBUG-IR $\langle 47-32 \rangle$. The high 16 bits.

766006 Clock control register. Resetting the machine sets this to zero. The following bits exist:

$\langle 4 \rangle$ = LDSTAT. Setting this to 1, then clocking the machine, causes the statistics counter to load from IWR $\langle 31-0 \rangle$, which loaded from the M bus on the previous clock.

$\langle 3 \rangle$ = IDEBUG. Setting this to 1 causes the IR to load from the DEBUG-IR instead of the PROM or the control memory, when the machine is clocked. The primary way that the machine can be manipulated through the diagnostic interface is by executing instructions using this mechanism.

$\langle 2 \rangle$ = NOP11. Setting this to 1 forces NOP. This allows you to clock the machine, for instance to transfer DEBUG-IR into IR, without the present contents of the IR causing unwanted side-effects by getting

executed as an instruction. NOP11 does not prevent the PC from getting changed (in fact it will be incremented), and it does not prevent previously-scheduled pipelined writes from happening.

- <1> = STEP. Setting this to 1, when SSDONE is 0, causes the processor clock to run for one cycle, and then set SSDONE. Setting STEP to 0 clears SSDONE. (Both of these operations really take several cycles of the clock to complete.) STEP is the way that the diagnostic interface "clocks" the machine. Note that the main clock is running all the time, even when the machine is stopped. STEP generates a single processor clock, in synchronism with the main clock.
- <0> = RUN. Setting this to 1 causes the machine to start running. You first use STEP to set up the state of all the registers and memories, the PC, and the IR, then turn on RUN. The first instruction executed is the one you left in the IR.

766010 OPC control register. Resetting the machine sets this to zero. This register contains some bits which need to be used by the console program in order to completely restore the state of the machine from a saved state. The bits are:

- <2> = OPCINH. Setting this to 1 inhibits the OPCs from being clocked by the processor clock. This bit must not be changed except when the clock is high (i.e. the machine is stopped). The process of restoring the OPCs consists of setting OPCINH, then getting the 8 values into the PC by executing JUMP instructions, and transferring those values into the OPCs via the OPCCLK bit. Once the OPCs have been restored, OPCINH remains set so that they will be undisturbed while the rest of the machine state is restored. Just before starting the machine, set OPCINH to 0.
- <1> = OPCCLK. Setting this to 1 and then to 0 generates a clock to just the OPCs. This is used to read out the 8 OPC registers without disturbing the state of the rest of the machine.
- <0> = LPC.HOLD. Setting this to 1 prevents the LPC register from loading from the PC register when the machine is clocked. This is used in restoring the LPC. The LPC is a duplicate copy of the first OPC register, used by the IR<25> feature of the DISPATCH instruction.

766012 Mode register. Resetting the machine sets this to zero. This register enables various features and controls the speed of the clock. The bits are:

- <7> = PROG.BOOT. Setting this to 1 starts a bootstrap sequence.
- <6> = PROG.RESET. Setting this to 1 resets the machine. Reset stops the machine by clearing RUN, forces the clock to stop until the RESET operation is over, clears the pipeline flags which cause things to happen in the next instruction, and clears the Clock, Mode, and OPC registers of the diagnostic interface.
- <5> = PROMDISABLE. A 1 here disables the PROM. A 0 here replaces the first 1K locations of control memory with the PROM.
- <4> = TRAPENB. A 1 here enables main memory parity errors to cause

microcode traps to location 0. A 0 here causes main memory parity errors to be treated the same as other parity errors.

<3> = STATHENB. A 1 here enables overflow of the statistics counter to halt the machine.

<2> = ERRSTOP. A 1 here enables hardware errors (HIGHERR and various parity errors) to halt the machine. A 0 causes it to continue blithely on.

<1-0> = SPEED<1-0>. These bits control the speed of the clock. The ILONG bit in the microinstruction also affects the speed, slowing it down by 40 nanoseconds. The speed codes are:

0 = Extra Slow

1 = Slow

2 = Normal

3 = Fast

766014 not used.

766016 not used.

The OPCs are a set of 8 registers which remember the last 8 values of the PC. This provides a useful history for debugging. It is also used by the microcode itself in certain trap-handling routines. You can only read the last of the 8 OPCs, which is what the PC was 8 clocks ago. Special control is provided over the clocking of the OPCs so that they can be read out without di so that they can be saved and restored by the microcode debugger. This is described above under 766010.

The OPCs can be read both by the diagnostic interface and as a functional source, for maximum flexibility.

The bus interface provides a special path by which the MD register may be loaded. This provides a parallel source of diagnostic input data. After loading MD, instructions can be executed via the DEBUG-IR to transfer the data to the desired destination.

There are several maintenance indicators (light-emitting diodes) scattered around the machine. Inside the front door, near the lower-left-hand corner, are 5 octal displays. These show the current value of the PC. The decimal points on these displays show various interesting conditions. From left to right:

1 - PROMENABLE. Indicates that the current instruction is coming from the PROM rather than the writable control memory.

2 - IPE. Indicates that control memory had a parity error at the last clock.

3 - DPE. Indicates that dispatch memory had a parity error at the last clock.

- 4 - TILT0. Indicates that the map or main memory had a parity error at the last clock.
- 5 - TILT1. Indicates that the A-scratchpad, the M-scratchpad, the PDL-buffer, or the SPC stack had a parity error at the last clock.

There is also provision for indicators for the various error conditions, "the machine is really running," and the status of the disk interface. The location of this indicator panel, and whether or not all machines will have one, is not yet determined.

The Disk Controller

The Lisp machine disk controller attaches from 1 to 8 disk units of the "Trident" family to the CADR machine's XBUS. The 1-unit version consists of one board, and a second board is added when more than one disk unit is to be used. The two versions are almost program compatible.

Interface Registers

The disk controller is operated by reading and writing four 32-bit registers which are on the XBUS. These are normally at physical addresses 17377774-17377777, which is just below the Unibus. The address can be changed by changing jumpers. Many bits in these registers refer to the "selected unit", which is that disk unit whose number is currently in bits <30:28> of the disk-address register.

When read, the registers are:

0 STATUS

- <24:31> The block-counter of the selected unit. This tells you its current rotational position. Reading of this register is not synchronized to its incrementation, so you must read it twice and check that it came out the same both times.
- <23> Internal Parity Error. This indicates that parity of the bits seen at the disk and parity of the bits seen at the memory failed to agree; something must have been lost inside the controller someplace. The Read All and Write All commands cause spurious internal parity errors. The Read Compare command causes a spurious internal parity error if it sets Read Compare Difference (bit 22) and the the disk data and the memory data differ in parity. This error does not stop the transfer.
- <22> Read Compare Difference. This indicates that data from memory and data from the disk failed to agree. This bit is undefined unless the command is read-compare. This error does not stop the transfer.
- <21> CCW Cycle. This bit being on in combination with Memory Parity Error or Nonexistent Memory Error indicates that the error happened while fetching a CCW, rather than while reading or writing data.
- <20> Nonexistent Memory Error. Indicates that memory (or other XBUS device) failed to respond within 15 microseconds. This error stops the transfer.
- <19> Memory Parity Error. Indicates that even parity was read from memory (or other XBUS device). This error stops the transfer.
- <18> Header Compare Error. Indicates that a block-header read from disk failed to have the expected value. This may be because the disk head is not positioned at the proper place, because the disk is not correctly formatted, or because the header wasn't read correctly. This error stops the transfer.
- <17> Header ECC Error. Indicates that the error-correcting code of a block header failed to check. Unfortunately most header ECC errors show up as header compare errors instead. Maybe this can be fixed? This error stops the transfer. Header ECC Error also happens if an attempt is made to continue a

- read or write operation past the end of the disk.
- <16> ECC Hard. Indicates that the error correcting code discovered an error, and was unable to correct it. The data read from disk is wrong, try reading again. This error stops the transfer.
- <15> ECC Soft. Indicates that the error correcting code discovered an error, and was able to determine which data bits were in error. The program can correct it, see the ECC Register for how. The error correcting code will correct any single burst of up to 11 erroneous bits. This error stops the transfer.
- <14> Read Overrun. Indicates that data arrived from the disk faster than it could be stored into memory. This error stops the transfer.
- <13> Write Overrun. Indicates that memory did not supply data fast enough for the disk. This error stops the transfer.
- <12> Start Block Error. Indicates that a start-of-block (sector pulse) happened at a time when it should not have. Either the disk is incorrectly formatted or it is generating spurious sector pulses. This error stops the transfer.
- <11> Timeout Error. Indicates that a disk operation took longer than 2.5 seconds. This error stops the transfer.
- <10> Selected Unit Seek Error. The selected unit is reporting failure of a seek operation. This error stops the transfer. Reset the error by using the Recalibrate command.
- <9> Selected Unit not On-line. The heads are not loaded, the disk is not powered on, or there is no disk at the specified unit number. This error stops the transfer.
- <8> Selected Unit not On-Cylinder. Generally indicates that a seek is in progress on the selected unit. Not an error. If the disk goes off-cylinder during a write operation, a fault will occur. If it goes off cylinder during a read, presumably a header-compare error or an ECC error will occur.
- <7> Selected Unit Read-Only. The status of a switch on the disk. Note that the read-only status can only change to reflect a change in the switch when the drive is not selected. Storing into the Disk Address register momentarily deselects the current unit so that it may update its read-only status from the switch. Writing while the disk is read-only causes a fault.
- <6> Selected Unit Fault. Indicates either trouble with the disk or a programming error, see the Trident manual. This error stops the transfer. Reset by using the Fault Clear and/or Recalibrate commands. This error lights the Device Check light on the drive.
- <5> No Unit Selected. This error stops the transfer. Happens if no disk is plugged into the selected unit number, or the disk unit is powered off or "de gated".
- <4> Multiple Units Selected. This error stops the transfer. This indicates that more than one disk drive is selected, or the wrong drive is selected.
- <3> Interrupt Request. I means the disk controller is asserting - XBUSINTR.
- <2> Selected Unit Attention. Reset using the At Ease command. Attention indicates seek completion, recalibrate completion, initial loading of

the heads, seek incomplete error, or an emergency head retract. "Implicit" seeks do not cause attention.

<1> Any Attention. Some unit has an attention, you have to select them one after another to find out which.

<0> Not Active. 0 means the controller is busy, 1 means it is ready to accept a command.

1 MEMORY ADDRESS

<31:24> not used

<23:22> Disk type. 00 Trident 01 Marksman 10 unused 11 Trident (old control)

<21:0> the address of the last memory reference made by the disk control. This is the address of a CCW if CCW Cycle is on in the status register, otherwise the address of a data word.

2 DISK ADDRESS

<31> not used

<30:28> Unit number. In the 1-unit version, always zero.

<27:16> Cylinder number. A T-80 has 815 cylinders.

<15:8> Head number. A T-80 has 5 heads. As it turns out, only the bottom 6 bits of the head number can work (this is a feature of the Trident.)

<7:0> Block number. A T-80 is usually formatted with 17. blocks per track.
"Block" is mostly synonymous with "sector".

When a transfer is terminated by an error, the disk address register contains the address of the block being transferred when the error occurred. When a transfer terminates normally, the disk address register has the address of the last block transferred.

3 ERROR CORRECTION REGISTER

<31:16> Error pattern bits.

<15:0> Error bit position+1.

When a soft ECC error occurs, this register tells where in the last block transferred the error was. The disk address register has the disk address of the block containing the error, and the command list pointer points to the CCW which points to the memory page containing the error. The error pattern should be XOR'ed into the contents of memory at the specified bit address; it may overlap across a word boundary. Note that the bit position is off by 1; the first bit in the block is bit 1.

You should not write any register while a transfer is active, except for using the Reset command to stop a hung transfer, and even then you should expect to lose.

When written, the registers are:

0 COMMAND

Writing the command register does NOT initiate a transfer, unlike most disk

controllers. Use register 3 (START) to initiate a transfer, after setting up the other registers. However, writing the command register does reset the various error flags. Note that the command register cannot be read back.

- <31:12> not used
- <11> Done Interrupt Enable. Enables not-active (bit 0 of the status register) to cause an interrupt. The interrupt will keep happening until you clear this bit. (This is really an idle interrupt rather than a done interrupt.)
- <10> Attention Interrupt Enable. Enables any-attention (bit 1 of the status register) to cause an interrupt. (The interrupt will only happen if the controller is not active. While the controller is active you couldn't do anything about it anyway.) The interrupt will keep happening until you select the drive and give an at-ease command, or clear this bit.
- <9> Recalibrate. In combination with command 5, causes the disk to return the heads to cylinder 0.
- <8> Fault Clear. In combination with command 5, resets most fault conditions in the disk.
- <7> Data Strobe Late. For recovery of marginal data.
- <6> Data Strobe Early. For recovery of marginal data.
- <5> Servo Offset. For recovery of marginal data, offsets the heads slightly. Bit 4 controls which direction. Note that this is somewhat kludgy, if you try to seek while the heads are offset you get a fault.(use command 6 first to clear the offset.) Transferring more than one block at a time while in servo offset mode, or even retrying a transfer without first doing an offset clear, will probably cause a fault. Of questionable worth anyway. Writing while the heads are offset causes a fault.
- <4> Offset forward. 1 means offset forward, 0 means offset backward.
- <3> I/O Direction. 1 means from-memory, 0 means to-memory. See below for valid combinations.
- <2:0> Command code. The following combinations of bits are valid commands (here expressed in octal). Note that bits 10 and 11 may always be turned on, and bits 4 through 7 may be turned on in any reading command.
 - 0000 Read.
 - 0010 Read-compare. Reads from both disk and memory, and sets bit 22 of the status register if they don't agree.
 - 0011 Write.
 - 0002 Read All. Reads all bits of the disk starting at the specified rotational position. Note that internal parity errors will occur spuriously during this command, and that it will not automatically advance heads and cylinders. See the description of disk formatting below.
 - 0013 Write All. Writes all bits of the disk starting at the specified rotational position. This is intended for formatting the disk, see below. The caveats under READ ALL apply to WRITE ALL also. In addition, it doesn't really write quite all of the last page; somewhere between zero and seventeen words will be lost.

- 0004 Seek. Initiates a seek to the cylinder specified in the disk address register. An attention will occur when the seek completes. Note that this command is not logically necessary; the controller always initiates a seek if necessary at the start of a data transfer command. The read, read-compare, and write commands also will seek in the middle of a transfer when necessary. The seek command is provided so you can overlap seeks on multiple units.
- 0005 At ease. Resets attention on the selected unit.
- 1005 Recalibrate. Seek to cylinder 0, without assuming the current position of the heads is correct. This is used to correct a seek error, and as part of error recovery. Recalibrate resets some error conditions in the drive, and causes an attention when complete.
- 0405 Fault clear. Resets most error conditions in the drive.
- 1405 This probably does both a Recalibrate and a Fault Clear.
- 0006 Offset clear. Take the heads out of the offset state. This does not wait for completion, but the next command will.
- xxx7 This is a reserved command, and will currently hang the controller, causing a timeout error (bit 11 in the status register.)
- 0016 Reset. This stops the current transfer and resets the controller. This command takes effect as soon as it is stored in the command register; no store in START is required. After storing a Reset command you should store 0 in the command register to turn off the reset condition. Use of Reset while a transfer is in progress isn't guaranteed not to do strange things.

All commands except for the xxx5 group and Reset wait for completion of any previous seek operation on the selected unit before starting. Thus even the Seek and Offset Clear commands can take finite time before the controller is ready for the next command.

1 COMMAND LIST POINTER

This is the address of a vector of Channel Command Words (CCWs) which specify what memory pages, and how many, are to be transferred to/from disk. Only bits <15:0> of the CLP can count, so if you try to carry across this boundary your command list will wrap around.

The format of a CCW is:

- <31:24> not used
- <23:8> Main memory address of a page
- <7:1> not used
- <0> More flag. If this bit is 0, this is the last CCW in the list. If this bit is 1, there is another CCW in the following location.

2 DISK ADDRESS

See the description of the disk address register under reading. Note that in the 1-unit version, the unit number bits <30:28> are ignored and regarded as always zero.

3 START:

Writing anything at this address initiates the operation specified in the command, disk address, and command list pointer registers.

Disk Structure

Each disk block contains one Lisp machine page worth of data, i.e. 256. words or 1024. bytes. You can transfer up to 65536. consecutive disk blocks to non-consecutive memory locations in a single operation, or you could if the machine supported that much main memory. A T-80 has 815. cylinders, each with 5 heads (tracks), each with 16. or 17. blocks depending on how you feel like formatting it. A T-300 is the same except it has 19. heads.

Formatting

The format is determined by the program that uses the Write All operation to format the disk, within the constraints determined by the hardware. A track contains (approximately) 20160. bytes (on a T-80 or a T-300). Jumpers in the disk are set to give 17. sector pulses per track, or one every 1164. bytes, with a little left over at the end of the track.

Everything goes low-order bit first and low-order byte first. Note that bits in the disk controller are the complement of bits seen by the drive. Thus all bits in the Trident manual should be thought of as complemented.

The format of a block is:

(sector pulse here)

PREAMBLE - 53. bytes of ones.

VFO LOCK - 8. bytes of ones.

SYNC - a byte containing octal 177

HEADER - a 32-bit word as follows:

<31:30> next block address code:

0 following block on same track

1 block 0 on next track (next head)

2 block 0 on head 0 of next cylinder

3 end of disk

<29:28> not used, should be zero

<27:16> cylinder number, used to verify that the disk is positioned to the correct cylinder.

<15:8> head number, used to verify the head selection.

<7:0> block number, used to verify the rotational position.

HEADER ECC - a 32-bit checkword.

VFO RELOCK - 20. bytes of ones.

SYNC - a byte containing octal 177

PAD - a byte containing octal 377, which is here to fix
a bug in the logic for read-compare. (Ugh)

DATA - 1024. bytes of whatever you want.

DATA ECC - a 32-bit checkword.

POSTAMBLE - 44. bytes of ones.

To format the disk, you should do it one track at a time. Lay out in memory the bits to be written on the track. Truncate the length to a multiple of a page, but make sure that the last 17. words don't matter (in general you will be writing 19. pages, or 19456. bytes, leaving about 771. bytes at the end of the track which may not get written, depending on how full the fifo is when the operation terminates. Depending on the block length chosen, you may not get a chance to fully write the last block, but as long as you get into the data area it will be all right. Do a WRITE ALL command of this data, with a disk address whose block-number field (bits <7:0>) is zero. Ignore any internal parity error (bit 23 of the status register.) You can verify it by using the Read All command (but the internal parity and read-compare features will not work), or you can use the ordinary write and read commands. You must compute the ECC check-words manually. The polynomial is $x^{31}+x^{29}+x^{20}+x^{10}+x^8+1$ [if I understand this logic correctly.]

Note that, when using Read All, there is some ambiguity as to precisely where the data read starts. It is unlikely to line up the bytes on byte boundaries. The first several microseconds worth of data will be missing or corrupted.

Debugging

Connector J11 is provided for a flat cable to an LED display, with the following useful signals on it. These are ground when inactive, 15 millamps at +3 volts or so when active.

- 1 Read Active. The controller is active and bit 0 of the command register is 0.
- 2 Write Active. The controller is active and bit 0 of the command register is 1.
- 3 Seek. The selected unit is not on-cylinder.
- 4 Transfer Lossage. This is the IOR of Timeout, Read Overrun, Write Overrun, Memory Parity Error, and Nonexistent Memory Error.
- 5 Format Lossage. This is the IOR of Start Block Error, Header Compare Error, Header ECC Error, and Reset.
- 6 ECC Lossage. This is the IOR of Hard ECC Error and Soft ECC Error.
- 7 Disk Lossage. This is the IOR of Multiple Units Selected, No Units Selected, Selected Unit Fault, Selected Unit not On-Line, and Selected Unit Seek Error.
- 8 Spare. This probably does not light up.

<<Here insert a one-page table of instruction formats and so forth>>

the expression program is evaluated to produce the symbol's value (which may be conditional on the context in which it appears). Expression programs are discussed in a later section.

Instructions

In general, CONSLP assembles a list into a data item by evaluating all the elements of the list and adding them up. There is a fairly rich language for specifying complex expression programs and assigning symbolic names to them; for now, however, we will merely use the symbols predefined by CONSLP. CONSLP also allows the fields of an instruction to be written in almost any order, but we will describe only the conventional order for writing them.

The general form of an I-MEM instruction is:

```
((popj) <destinations> <operation> <condition>
  <M-source> <byte-descriptor> <A-source> <target-tag> <other fields>)
```

The <popj> field is POPJ-AFTER-NEXT to specify that the POPJ bit be set.

The <destinations> field may be an A or M memory tag, or the name of a functional destination, or both an M memory tag and a functional destination.

The <operation> specifies the instruction type, and possibly other fields (such as the jump condition) as well.

The <condition> may also be a separate field, though it usually is encoded as part of the operation.

The <byte-descriptor> describes the byte to be used in a BYTE or DISPATCH instruction.

The <M-source> and <A-source> specify the sources; these may be tags in the appropriate memories, or, for the <M-source>, the name of an M multiplexor source.

The <target-tag> is an I-MEM tag for JUMP instructions, or a D-MEM tag for DISPATCH instructions.

The <other fields> can be such things as the Q control and Miscellaneous Functions.

Many of these fields can be omitted, and CONSLP will default them appropriately. If the <operation> is omitted, then ALU is assumed, unless a <byte descriptor> is present either implicitly or explicitly, in which case BYTE is assumed. If only one source is present in an ALU instruction, then an opcode of SETA is supplied for an A source, and SETM for an M source, thus causing a simple movement of data. If the A source is omitted in a BYTE instruction, then location 2 in A memory is assumed (which is supposed to contain zero).

Here are some examples of instructions, with commentary. We assume the convention described above for A and M memory tags.

```
((A-FOO) M-BAR) ;move from BAR in M-MEM to FOO in A-MEM
```

```
(CALL ZAP) ;do a CALL transfer to instruction ZAP (N bit set)
```

```
((A-FOO) SUB M-BAR A-BAZ)
;subtract A-BAZ from M-BAR, put result in A-FOO

(JUMP-EQUAL-XCT-NEXT M-BAR A-FOO LOSE)
;jump to LOSE if M-BAR equals A-FOO; N bit is clear,
; so instruction after the JUMP is executed
; whether or not the JUMP succeeds

(POPJ-AFTER-NEXT (M-FOO) MEMORY-DATA)
;put data from memory into M-FOO,
; and also POPJ after next instruction

((M-SAVE MEMORY-DATA-START-WRITE)
 ADD MEMORY-DATA A-ZERO ALU-CARRY-IN-ONE)
;add one to the read memory data,
; transfer to write memory data and M-SAVE,
; and begin writing the data into main memory
; at the address already in the VMA
```

Literals

CONSLP provides a facility for specifying literals in the A and M memories.
The constructs

(A-CONSTANT <expression>) and (M-CONSTANT <expression>)

may appear as an A source or M source specification, causing CONSLP to allocate a word in the appropriate memory, assemble the literal expression there, and use the address of that location as the source location. If the same constant in the same memory is referenced many times, CONSLP will assemble only one copy of it. Two constants are considered the same if their final binary values are identical, regardless of the source expressions which reduced to those values. The zero constant is treated specially, and made to refer to location 2 of the appropriate memory (hence the user should reserve these locations as constant sources of zeros). Similarly the -1 constant is made to refer to location 3 of the appropriate memory.

Byte Specifications

Rather than requiring the user to calculate the rotation count and length (minus 1) fields for BYTE and DISPATCH instructions, CONSLP provides a uniform method for specifying a byte in terms of its size and position in the word; CONSLP then calculates the fields appropriately.

The simplest way to describe a byte is with the BYTE-FIELD construct:

(BYTE-FIELD <size in bits> <position from right>)

For example, (BYTE-FIELD 5 0) is the low five bits of a word, and (BYTE-FIELD 7 5) is the seven bits above them. The two arguments to BYTE-FIELD must be constant integers.

Another way to describe a byte is:

(LISP-BYTE <ppss>)

where the low two octal digits of <ppss> are the size and the next two are the position. The argument <ppss> is evaluated as a LISP form (see below under "Expression Programs").

When a byte specifier appears in an instruction, the op-code is defaulted to BYTE, and the type of byte instruction defaulted to "load byte". If specified elsewhere in the instruction, the op-code may be DISPATCH instead; the dispatch is based on the specified byte. The op-code may also be JUMP, but only if the byte is one bit wide; this means that the jump will test the specified bit of the M source.

When CONSLP assembles the final instruction, it constructs the rotation count and length minus 1 fields on the basis of the byte specifier and the operation to be performed. For JUMP, DISPATCH, and "load byte" type BYTE instructions, this involves subtracting the byte position from 32 to obtain the correct rotation count. (Recall that CADR rotates words to the left.) If Miscellaneous Function 3 (LOW PC BIT specifies half word) is enabled, then the position (which should be less than 16) is subtracted from 16 instead. For "deposit byte" and "selective deposit" type BYTE instructions, the byte position itself is used as the rotation count. The length minus 1 field for BYTE and JUMP is computed by subtracting 1 from the byte length, unless the byte length is zero, in which case zero is used. (Note that CADR cannot really handle zero-length bytes, but CONSLP allows them to be defined on the theory that the "next instruction modify" feature may be in use. Programs which use this feature must be aware of the hackery which the assembler pulls, and allow for the actual values of the fields at run time.) The DISPATCH instruction has a length field instead of a length minus 1 field, and so no subtraction of 1 is performed for it.

Here are some examples of the use of byte specifiers:

```
((M-X) (BYTE-FIELD 7 4) M-Y)
;extracts a 7-bit byte, 4 bits from
;the right, from M-Y, and puts this
;byte right-justified in M-X. The
;A source is defaulted to 1, which
;should be a constant zero so that the
;other bits in M-X will be zero.
```

```
(JUMP-IF-BIT-SET (BYTE-FIELD 1 3) M-ZAP QUUX)
;jump to QUUX if the "10" bit is set in M-ZAP
```

```
(DISPATCH (BYTE-FIELD 3 0) M-ZAP DTABLE)
```

```
;use the low three bits of M-ZAP to index
; into the dispatch table DTABLE
```

It is possible to create a symbolic name for a byte field by using the ASSIGN pseudo-operation:

```
(ASSIGN LOW-HEX-DIGIT (BYTE-FIELD 4 0))
```

Since this is a common operation, another pseudo-op exists for the purpose:

```
(DEF-DATA-FIELD <symbol> <byte size> <byte position>)
```

For example:

```
(DEF-DATA-FIELD LOW-HEX-DIGIT 4 0)
```

It is also possible to associate a name with a byte field in a particular register. One way to do this is to sum the byte specifier and the name of the register:

```
(ASSIGN CONDITION-CODES (PLUS (BYTE-FIELD 4 0) PDP-11-PS))
(ASSIGN TRACE-TRAP-BIT (PLUS (BYTE-FIELD 1 4) PDP-11-PS))
(ASSIGN PRIORITY (PLUS (BYTE-FIELD 3 5) PDP-11-PS))
```

This case too is common enough to warrant a special pseudo-operation for the purpose:

```
(DEF-BIT-FIELD-IN-REG <symbol> <byte size> <byte position> <register>)
```

For example:

```
(DEF-BIT-FIELD-IN-REG CONDITION-CODES 4 0 PDP-11-PS)
(DEF-BIT-FIELD-IN-REG TRACE-TRAP-BIT 1 4 PDP-11-PS)
(DEF-BIT-FIELD-IN-REG PRIORITY 3 5 PDP-11-PS)
```

Note that the <register> had better be in the M-scratchpad. With this definition, it is only necessary to mention, say, PRIORITY, in an instruction to cause an appropriate byte reference to occur:

```
((A-PRIORITY) PRIORITY) ;extract the PRIORITY byte from PDP-11-PS
; and place it right-justified in A-PRIORITY
```

By special dispensation, it also works to use such symbols in the destination field. The appropriate DPB is assembled.

Two more pseudo-operations make it easy to define names for many consecutive bits or fields in a register.

(DEF-NEXT-FIELD <symbol> <byte size> <register>) .sp This defines <symbol> to be a byte of the specified size, in a position to the left of any fields already defined by DEF-NEXT-FIELD. If this is the first DEF-NEXT-FIELD for the specified register, then the field position is zero (at the low end of the word). For example:

```
(DEF-NEXT-FIELD REL-OFFSET 8 IBM-1130-INSTRUCTION)
(DEF-NEXT-FIELD TAG-FIELD 2 IBM-1130-INSTRUCTION)
(DEF-NEXT-FIELD FORMAT-BIT 1 IBM-1130-INSTRUCTION)
(DEF-NEXT-FIELD OP-CODE 5 IBM-1130-INSTRUCTION)
```

would be entirely equivalent to:

```
(DEF-BIT-FIELD-IN-REG REL-OFFSET 8 0 IBM-1130-INSTRUCTION)
(DEF-BIT-FIELD-IN-REG TAG-FIELD 2 8 IBM-1130-INSTRUCTION)
(DEF-BIT-FIELD-IN-REG FORMAT-BIT 1 10. IBM-1130-INSTRUCTION)
(DEF-BIT-FIELD-IN-REG OP-CODE 5 11. IBM-1130-INSTRUCTION)
```

The pseudo-operation:

```
(DEF-NEXT-BIT <symbol> <register>)
```

is entirely equivalent to:

```
(DEF-NEXT-FIELD <symbol> 1 <register>)
```

and so allocates a single bit. It may be intermixed freely with DEF-NEXT-FIELD. For example:

```
(DEF-NEXT-FIELD CONDITION-CODES 4 PDP-11-PS)
(DEF-NEXT-BIT TRACE-TRAP-BIT PDP-11-PS)
(DEF-NEXT-FIELD PRIORITY 3 PDP-11-PS)
```

The construct:

```
(RESET-BIT-POINTER <register>)
```

may be used to reset the pointer into <register> used by DEF-NEXT-FIELD and DEF-NEXT-BIT. This is useful if the data in <register> can have several different formats. For example:

```
(DEF-NEXT-BIT C PDP-11-PS)
(DEF-NEXT-BIT V PDP-11-PS)
(DEF-NEXT-BIT Z PDP-11-PS).
(DEF-NEXT-BIT N PDP-11-PS)
(RESET-BIT-POINTER PDP-11-PS)
(DEF-NEXT-FIELD CONDITION-CODES 4 PDP-11-PS)
```

```

(DEF-NEXT-BIT TRACE-TRAP-BIT PDP-11-PS)
(DEF-NEXT-FIELD PRIORITY 3 PDP-11-PS)

(DEF-NEXT-FIELD DST-REG 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD DST-MODE 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD SRC-REG 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD SRC-REG 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD OP-CODE 4 PDP-11-INSTRUCTION)
(RESET-BIT-POINTER PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD BRANCH-OFFSET 8 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD BRANCH-CONDITION 3 PDP-11-INSTRUCTION)
(RESET-BIT-POINTER PDP-11-INSTRUCTION)

```

Dispatch Tables

When assembling into the dispatch memory (i.e. (LOCALITY D-MEM)) it is necessary to use two special pseudo-operations, START-DISPATCH and END-DISPATCH, to allocate blocks of dispatch memory. These pseudo-operations specify the length of the block required, and CONSLP undertakes to pack the various odd-sized blocks into the dispatch memory in an appropriate manner.

The typical form for a dispatch block is:

```

(START-DISPATCH <log2 of size> <constant data>
<dispatch table tag>
  <first word of table>
  ...
  <last word of table>
(END-DISPATCH)

```

The <log2 of size> is the number of bits that will be dispatched on, that is, the logarithm base 2 of the size of the dispatch block. The <constant data> will be added into each of the words of the dispatch table; this is useful for the P, R, and N bits (which in CONSLP are called P-BIT, R-BIT, and INHIBIT-XCT-NEXT-BIT). The END-DISPATCH is logically not necessary, but is used for error checking. Exactly the correct number of words must be assembled between the START-DISPATCH and END-DISPATCH, or CONSLP will give an error message.

As an example of a dispatch table, consider this code:

```

(LOCALITY M-MEM)
PDP-11-INSTRUCTION      (0)      ;HOLDS SIMULATED PDP-11 INSTRUCTION
(DEF-NEXT-FIELD DST-REG 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD DST-MODE 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD SRC-REG 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD SRC-REG 3 PDP-11-INSTRUCTION)
(DEF-NEXT-FIELD OP-CODE 4 PDP-11-INSTRUCTION)

```

(LOCALITY I-MEM)
 (DISPATCH-CALL-XCT-NEXT DST-MODE D-DST-MODE)

(LOCALITY D-MEM)
 (START-DISPATCH 3 P-BIT)
 D-DST-MODE

(DST-REGISTER)	;R0
(DST-REG-INDIRECT)	;R0
(DST-AUTO-INCREMENT)	;+(R0)
(DST-AUTO-INC-INDIRECT)	;+(R0)+
(DST-AUTO-DECREMENT)	;-(R0)
(DST-AUTO-DEC-INDIRECT)	;-(R0)-
(DST-INDEXED)	;N(R0)
(DST-INDEXED-INDIRECT)	;N(R0)

 (END-DISPATCH)

Note that the use in I-MEM of the op-code DISPATCH-CALL-XCT-NEXT is purely for cosmetic purposes, to indicate that the P bit but not the N bit is a constant in all of the dispatch table entries; it is otherwise identical to the DISPATCH op-code.

Standard Operation Codes

CONSLP supplies a large number of initial symbols for various operations, particularly for the various conditional jumps. While it is possible to define different ones, use of these standard ones is naturally encouraged. (These symbols are defined in the file LISPM; CONSYM >.)

ALU Operations

The standard ALU operations supplied by CONSLP are:

Boolean

SETCM	set to complement of M
ANDCB	AND together complements of both M and A
ANDCM	AND complement of M with A
SETZ	set to zeros
ORCB	OR together complements of both M and A
SETCA	set to complement of A
XOR	XOR (exclusive OR) M and A
ANDCA	AND M with complement of A
ORCM	OR complement of M with A

EQV	EQV M and A (complement of XOR)
SETA	set to A
AND	AND together M and A
SETO	set to ones
ORCA	OR M with complement of A
IOR	OR M and A (inclusive OR)
SETM	set to M

Arithmetic

ADD	M plus A (two's complement addition)
SUB	M minus A (two's complement subtraction)
M+M	M plus M (two's complement addition)
M+M+1	M plus M plus 1
M+A+1	M plus A plus 1
M-A-1	M minus A minus 1
M+1	M plus 1

Conditional Arithmetic

MULTIPLY-STEP
 DIVIDE-FIRST-STEP
 DIVIDE-STEP
 DIVIDE-LAST-STEP
 DIVIDE-REMAINDER-CORRECTION-STEP

The conditional ALU operations for multiplication and division are explained in detail in a later section.

The output bus selector field defaults to 1 (output bus gets ALU output). The other two choices must be specified explicitly:

OUTPUT-SELECTOR-RIGHTSHIFT-1
 OUTPUT-SELECTOR-LEFTSHIFT-1

The Q control field of an ALU instruction may be specified by using one of these symbols:

SHIFT-Q-LEFT	shift Q left (shifts inverse of ALU<31> into Q<0>)
SHIFT-Q-RIGHT	shift Q right (shifts ALU<0> into Q<31>)
LOAD-Q	load Q from output bus

If none of these is present, the default is to do nothing to Q. (Instead of writing LOAD-Q, one may write Q-R in the destination portion of the instruction. This does not mean that Q is a functional destination; it merely forces the operation to be ALU, and forces the Q control field to be LOAD-Q.)

The carry field may be specified by ALU-CARRY-IN-ZERO or ALU-CARRY-IN-ONE. Note that the SUB, M+M+1, M+A+1, and M+1 operations have ALU-CARRY-IN-ONE as part of their definitions, so it is not necessary to specify it explicitly.

BYTE operations

If a byte specifier is present in an instruction and the op-code is not explicitly forced to be JUMP or DISPATCH, then the op-code is BYTE by default, performing a "load byte" type of operation.

To get a "deposit byte" type operation, the symbol DPB is used; similarly, to get a "selective deposit", SELECTIVE-DEPOSIT is used. For example:

```
((A-FOO) DPB M-BAR (BYTE-FIELD 3 6) A-FOO)
; a true PDP-10 style DPB; the low octal
; digit of M-BAR replaces the third lowest
; octal digit of A-FOO.

((A-ZAP) DPB M-BAR (BYTE-FIELD 3 6) A-FOO)
; similar, but the result is placed in
; A-ZAP. A-FOO is not altered.

((A-ZAP) SELECTIVE-DEPOSIT M-FOO (BYTE-FIELD 16. 8) (A-CONSTANT -1))
; A-ZAP gets a copy of M-FOO with the high eight
; bits and the low eight bits replaced with all ones
; (alternatively, it gets a copy of the -1
; with the middle 16. bits replaced with
; the corresponding bits from M-FOO)
```

DISPATCH Operations

Four op-codes are defined in CONSLP for dispatching:

- DISPATCH
- DISPATCH-CALL
- DISPATCH-XCT-NEXT
- DISPATCH-CALL-XCT-NEXT

These are provided purely for cosmetic purposes, since the actual dispatch action is controlled by the dispatch table. CONSLP makes no attempt to check that the "correct" op-code is used with a given dispatch table. By convention, the XCT-NEXT versions are used iff the instruction following the dispatch instruction will be executed (N bit not set), and the CALL versions are used if the P bit is set.

To specify the value of the 10-bit "immediate argument" which is loaded into the DISPATCH CONSTANT register, one may use

• (I-ARG <expression>)	; immediate argument
------------------------	----------------------

in the dispatch instruction.

There is a special pseudo-op to facilitate use of the DISPATCH CONSTANT to pass a small, constant number as an argument to a subroutine. The form

```
((ARG-CALL FOO) (I-ARG BAR))
```

generates a DISPATCH instruction to a one-word table containing a CALL-type transfer to FOO, and puts BAR in the dispatch constant field of the dispatch instruction. FOO may then use the READ-I-ARG functional source to pick up and act on the argument.

Miscellaneous Function 2 (write into the dispatch memory) is specified by the symbol WRITE-DISPATCH-RAM.

JUMP Operations

CONSLP defines a large number of names for the various JUMP operations. These are all built out of a logical progression of pieces:

```
<type> <condition> <xct next>
```

The <type> may be either JUMP, CALL, or POPJ, meaning that no bits, the P bit, or the R bit is set. The <condition> may be one of the following:

- IF-BIT-SET
- IF-BIT-CLEAR
- EQUAL
- NOT-EQUAL
- LESS-THAN
- GREATER-THAN
- GREATER-OR-EQUAL
- LESS-OR-EQUAL
- IF-PAGE-FAULT
- IF-NO-PAGE-FAULT
- IF-PAGE-FAULT-OR-INTERRUPT
- IF-NO-PAGE-FAULT-OR-INTERRUPT
- IF-PAGE-FAULT-OR-INTERRUPT-OR-SEQUENCE-BREAK
- IF-NO-PAGE-FAULT-OR-INTERRUPT-OR-SEQUENCE-BREAK

If omitted, the <condition> is assumed to be "always". The <xct next>, if present, is XCT-NEXT; its absence denotes the presence of the N bit, which inhibits the instruction after the jump if the jump is successful. The three parts are connected by "-".

Examples of these operations:

- CALL-LESS-THAN

```

JUMP-LESS-THAN-XCT-NEXT
CALL
POPJ-IF-BIT-SET
CALL-IF-PAGE-FAULT-OR-INTERRUPT
CALL-IF-BIT-CLEAR-XCT-NEXT
JUMP-XCT-NEXT
POPJ-XCT-NEXT

```

The POPJ-XCT-NEXT operation is not to be confused with POPJ-AFTER-NEXT, which may be used in any instruction to set the POPJ bit.

Jump instructions which perform an arithmetic comparison should have both an A and an M source; the sources are compared. Jump instructions which test a bit should have an M source and a byte specifier for a 1-bit byte to test.

Functional Sources

The following names are supplied by CONSLP for the various functional sources:

0	READ-I-ARG	The dispatch constant
1	MICRO-STACK-PNTR-AND-DATA	SPCPTR and SPC contents
	MICRO-STACK-POINTER	Byte specifier for bits <28-24>
	MICRO-STACK-DATA	Byte specifier for bits <18-0>
14	MICRO-STACK-PNTR-AND-DATA-POP	Like 1, but pops SPC stack
	MICRO-STACK-POINTER-POP	Like 1, but pops SPC stack
	MICRO-STACK-DATA-POP	Like 1, but pops SPC stack
2	PDL-BUFFER-POINTER	PDL-pointer register
3	PDL-BUFFER-INDEX	PDL-index register
5	C-PDL-BUFFER-INDEX	PDL-buffer addressed by index
25	C-PDL-BUFFER-POINTER	PDL-buffer addressed by pointer
24	C-PDL-BUFFER-POINTER-POP	PDL-buffer addressed by pointer, pop
6	OPC-REGISTER	The OPCs
7	Q-R	Q register
10	VMA	VMA register
11	MEMORY-MAP-DATA	MAP[MD]
12	MEMORY-DATA	MD
13	LOCATION-COUNTER	LC

Functional Destinations

The following names are provided by CONSLP for functional destinations. Note that some of them are the same names used for sources; CONSLP distinguishes usage by context.

1	LOCATION-COUNTER	LC
2	INTERRUPT-CONTROL	Interrupt Control Register
10	C-PDL-BUFFER-POINTER	Pdl location addressed by PDL POINTER
11	C-PDL-BUFFER-POINTER-PUSH	Push data onto pdl, increment PDL POINTER
12	C-PDL-BUFFER-INDEX	Pdl location addressed by PDL INDEX
13	PDL-BUFFER-INDEX	PDL INDEX register
14	PDL-BUFFER-POINTER	PDL POINTER register
15	MICRO-STACK-DATA-PUSH	Push data onto SPC stack
16	OA-REG-LOW	Next instruction modify, bits <25-0>
17	OA-REG-HI	Next instruction modify, bits <47-26>
20	VMA	VMA register
21	VMA-START-READ	VMA, initiate read cycle
22	VMA-START-WRITE	VMA, initiate write cycle
23	VMA-WRITE-MAP	VMA, MAP[MD] ← VMA
30	MEMORY-DATA	MD register
31	MEMORY-DATA-START-READ	MD, initiate read cycle
32	MEMORY-DATA-START-WRITE	MD, initiate write cycle
33	MEMORY-DATA-WRITE-MAP	MD, MAP[MD] ← VMA

The symbol Q-R may also be used as a destination; it causes an ALU instruction to have its Q control field to be set to "load Q from ALU output"; this is equivalent to specifying LOAD-Q in the instruction. Do not use the output bus shifter in connection with Q-R as a destination!

Operations Common to All Instructions

The symbol for the POPJ bit is POPJ-AFTER-NEXT.

Miscellaneous Function 3 is denoted by LOW-PC-BIT-SELECTS-HALF-WD.
(This feature is described in greater detail in an earlier and a later section.)

Expression Programs in CONSLP

Wherever an expression may be used in CONSLP, the following arcane forms may be used. In particular, the value of a symbol is normally an expression instead of a simple number. Whenever an expression (or a symbol with an expression as its definition) is encountered, it is evaluated according to the following rules:

<number> Evaluates to itself.

(PLUS <exp1> <exp2>)	Adds together the two expressions, and combines their properties (such as byte-specifier-ness).
(DESTINATION-P <exp>)	A conditional: if encountered while assembling a destination, returns the value of <exp>, and otherwise NIL.
(SOURCE-P <exp>)	A conditional: if encountered while assembling a source (M or A), returns the value of <exp>, and otherwise NIL.
(DISPATCH-INSTRUCTION-P <exp>)	A conditional: if encountered while assembling a DISPATCH instruction, returns the value of <exp>, and otherwise NIL.
(JUMP-INSTRUCTION-P <exp>)	A conditional: if encountered while assembling a JUMP instruction, returns the value of <exp>, and otherwise NIL.
(ALU-INSTRUCTION-P <exp>)	A conditional: if encountered while assembling an ALU instruction, returns the value of <exp>, and otherwise NIL.
(BYTE-INSTRUCTION-P <exp>)	A conditional: if encountered while assembling a BYTE instruction, returns the value of <exp>, and otherwise NIL.
(NOT <conditional>)	Negation. <conditional> must be one of the above conditions forms.
(OR <cond1> ... <condn>)	Like a LISP OR, returns the first non-NIL conditional.
(BYTE-FIELD <size> <pos>)	As described earlier, defines a byte with the given size and position from the right.
(LISP-BYTE <ppss>)	As described earlier; if ppss is written in octal, then this is like (BYTE-FIELD ss pp). If <ppss> is not a number, then it is a <u>LISP expression (not a CONSLP expression!)</u> , and is evaluated in LISP.
(BYTE-MASK <byte specifier>)	Value is a word which is zero everywhere except for being all ones in the specified byte. This is a kind of conditional, in that it returns NIL if the byte specifier doesn't really specify a byte.

(BYTE-VALUE <byte specifier> <value>)	Value is a word which is zero everywhere, except that it contains <value> in the specified byte. This is a kind of conditional, in that it returns NIL if the byte specifier doesn't really specify a byte.
(OA-HIGH-CONTEXT <word>)	Assembles <word> as an instruction, and returns the high half (bits <47-26>), as if for use by the OA register feature (next instruction modify, functional destination 17).
(OA-LOW-CONTEXT <word>)	Assembles <word> as an instruction, and returns the low half (bits <25-0>), as if for use by the OA register feature (next instruction modify, functional destination 16).
(FORCE-DISPATCH <exp>)	Returns value of <exp>, but also forces the instruction to be a DISPATCH instruction. A conflict causes an error.
(FORCE-JUMP <exp>)	Returns value of <exp>, but also forces the instruction to be a JUMP instruction.
(FORCE-ALU <exp>)	Returns value of <exp>, but also forces the instruction to be an ALU instruction.
(FORCE-BYTE <exp>)	Returns value of <exp>, but also forces the instruction to be a BYTE instruction.
(FORCE-DISPATCH-OR-BYTE <exp>)	Returns value of <exp>, but also forces the instruction to be a DISPATCH or BYTE instruction.
(FORCE-ALU-OR-BYTE <exp>)	Returns value of <exp>, but also forces the instruction to be an ALU or BYTE instruction.
(I-MEM-LOC <tag>)	Returns the address represented by <tag> in locality I-MEM as a right-justified value.
(D-MEM-LOC <tag>)	Returns the address represented by <tag> in locality D-MEM as a right-justified value.
(A-MEM-LOC <tag>)	Returns the address represented by <tag> in locality A-MEM as a right-justified value.
(M-MEM-LOC <tag>)	Returns the address represented by <tag> in locality M-MEM as a right-justified value.

(EVAL <lisp exp>)	Returns the result of evaluating in LISP the S-expression <exp>.
(FIELD <name> <value>)	Makes a note that the field <name> has been specified, then multiplies together the values of <name> and <value>; if <name> has a LISP CONS-LAP-ADDITIONAL-CONSTANT property, this is then added in. (This obscurity is the primitive from which all field specifications are made.)
(ERROR)	Error if this is assembled. Useful in conditionals.

As examples of how conditionals might be used in expressions, consider these definitions (which are similar (but not identical) to the ones actually used in CONSLP):

```
(ASSIGN Q-R (OR (SOURCE-P (FIELD M-SOURCE 7))
                  (FORCE-ALU 3)))

(ASSIGN MEMORY-DATA
      (OR (SOURCE-P (FIELD M-SOURCE 12))
          (FIELD FUNCTIONAL-DESTINATION 30)))

(ASSIGN MEMORY-DATA-START-WRITE
      (OR (SOURCE-P (ERROR))
          (FIELD FUNCTIONAL-DESTINATION 32)))
```

Miscellaneous Pseudo-Operations

Several identical words may be assembled consecutively by saying:

```
(REPEAT <count> <word>)
```

The location counter within the current locality may be set by

(LOC <value>)	;sets it to <value>
(MODULO <n>)	;advances it to the next multiple of <n>

If the MODULO operation is used in A-memory, wastage is avoided by filling in the skipped-over locations with constants.

CADR Features and Programming Examples

In this section the various features of the CADR machine are examined and discussed in detail. An attempt is made to give some feeling for how each feature fits into the overall structure of the machine, and the purposes for which the feature is intended. Short programming examples using each feature are presented.

Timing - The N Bit and the POPJ Bit

Because CADR fetches the next instruction at the same time it is executing the current one, by the time the effect of a JUMP or DISPATCH is known the instruction following the JUMP or DISPATCH has already been fetched. Unless suppressed by the N bit, this instruction is executed before the instruction branched to. The effect of this on programming is that one should "code the branch one instruction sooner". The mnemonics CONSLP provides for the various branching operations normally set the N bit, thus doing the straightforward thing at the cost of wasted cycles; one must append "-XCT-NEXT" to the mnemonic to clear the N bit and so burn the code.

For example, consider these two pieces of code:

((A-FOO) XOR M-BAR A-FOO)	:XOR M-BAR into A-FOO
((JUMP-IF-BIT-SET MUMBLE MUMBLIFY))	;branch on MUMBLE bit
((JUMP-IF-BIT-SET-XCT-NEXT MUMBLE MUMBLIFY))	;branch on MUMBLE bit
((A-FOO) XOR M-BAR A FOO)	:XOR M-BAR into A-FOO

These both perform an XOR and conditionally jump to MUMBLIFY, but the first one wastes a cycle if the JUMP is successful. Notice the convention of "extending" an instruction which is under the influence of an XCT-NEXT to make it more visible.

If a CALL transfer type is executed, the return address saved on the SPC stack depends on the N bit:

((CALL THE-SUBROUTINE))	:call, N bit set
((A-FOO) XOR M-BAR A-FOO)	;return here after call
((CALL-XCT-NEXT THE-SUBROUTINE))	:call, N bit clear
((A-ARGUMENT) ADD M-BAZ A-FOO)	;do this before entering the subroutine
((A-FOO) XOR M-BAR A-FOO)	;return here after call

If the N bit is set, PC+1 is pushed on the SPC stack; otherwise PC+2 is pushed.

The POPJ bit may be set in any instruction. It causes a RETURN transfer, but only after the next instruction has

also been executed:

```
ADD-THREE-WORDS           ;subroutine to add together A-1, A-2, and A-3
  ((M-RESULT) A-1)
  (POPJ-AFTER-NEXT (M-RESULT) ADD M-RESULT A-2)
  ((M-RESULT) ADD M-RESULT A-3)
```

Again, the idea is to specify the desired control "one instruction early".

Consider the following program:

```
START    (JUMP-XCT-NEXT FOO)
        (JUMP-XCT-NEXT BAR)
        ...
FOO      (JUMP-XCT-NEXT FOO)
        ...
BAR      (JUMP-XCT-NEXT BAR)
```

When started at START, it will go into an infinite loop alternately executing FOO and BAR. Effectively it is in two "jump point" loops at the same time!

Byte Manipulation

By using M location 2 (by convention a source of zeros) with a BYTE instruction, one can clear any bit or field of bits in any A memory location:

```
((A-FOO) DPB M-ZERO A-FOO (BYTE-FIELD 1 31.))          ;clear sign bit
```

It is often convenient to reserve another M memory location to contain -1 (all ones), in order to be able to set bits easily:

```
((A-FOO) DPB M-ONES A-FOO (BYTE-FIELD 1 31.))          ;set sign bit
```

In a similar manner one can write a routine to extend a signed 24-bit number to 32 bits:

```
SIGN-EXTEND           ;extend 24-bit number in M-NUM
  (POPJ-AFTER-NEXT POPJ-IF-BIT-CLEAR M-NUM (BYTE-FIELD 1 23.))
  ((M-NUM) SELECTIVE-DEPOSIT M-NUM (BYTE-FIELD 24. 0) (A-CONSTANT -1))
```

Another way to do this, which doesn't require the use of POPJ, is to use OA modification to select whether the M source is M-ZERO or M-ONES:

```
((OA-REG-HI) (BYTE-FIELD 1 23.) M-NUM)          ;low M-source bit gets sign
  ((M-NUM) SELECTIVE-DEPOSIT M-ZERO (BYTE-FIELD 8 24.) A-NUM)
```

This requires that M-ZERO and M-ONES be an even/odd pair.

Normally bytes can only be loaded from an M source. However, it is possible to load a byte from A-memory, provided that it is at one end of the word, by the following trick:

```
(DEF-DATA-FIELD X-FIELD 6 0)
(DEF-DATA-FIELD ALL-BUT-X-FIELD 32 6)


((DEST) SELECTIVE-DEPOSIT M-ZERO ALL-BUT-X-FIELD A-FOO)
```

The Instruction Stream

<<Some new stuff should be written for this>>

The SPC Stack

The SPC stack is 32 locations long, each location containing 19 bits (plus parity). It is indexed by SPCPTR, a 5-bit up/down counter. It is used primarily as a microcode subroutine return stack, but besides the 14 bits needed to save a microcode PC there are 5 bits for software use, one of which is the bit used for the macroinstruction pair fetch feature mentioned above.



There are two ways in which to write into the SPC stack memory; both of them also increment SPCPTR, thus causing a push operation. A JUMP or DISPATCH performing a CALL transfer type (P bit set, R bit clear) causes a return address to be pushed on the stack as described earlier. The five software bits are set to zero. Writing into functional destination 15 (MICRO-STACK-DATA-PUSH) pushes the low 19 bits of the output bus data onto the SPC stack.

The SPC stack is read by a JUMP or DISPATCH performing a RETURN transfer type (R bit set, P bit clear); the low 14 bits popped off the stack are put in the PC, and the software bits are ignored, except for bit 14 which causes NEXT-INSTR. It

can also be read as M functional sources 1 and 14. The first (MICRO-STACK-PNTR-AND-DATA) merely reads the data (and SPCPTR) on the top of the stack, while the second (MICRO-STACK-PNTR-AND-DATA-POP) pops the stack after reading the data.

There is no way to explicitly set the contents of SPCPTR. However, a good trick is to use the following loop:

```
FOO ((M-TEMP) MICRO-STACK-POINTER-POP) ;get just SPCPTR
      (JUMP-IF-EQUAL M-TEMP A-ZERO FOO)
```

A better trick is to use the following loop, which not only is shorter, but is recursive rather than iterative, and has the important advantage of being more obscure:

```
FOO (CALL-NOT-EQUAL MICRO-STACK-PNTR-AND-DATA
      (A-CONSTANT (PLUS 1 (I-MEM-LOC FOO))) FOO)
```

This is a good thing to do on initialization so that the stack will begin in a known place, thus aiding debugging via the diagnostic interface.

There is no provision for detection of SPC stack overflow or underflow. It is the responsibility of the programmer to avoid nesting subroutines to a depth greater than 32.

The PDL BUFFER Memory

The PDL BUFFER is intended to be used as a special-purpose cache in the Lisp machine to contain the top portion of the Lisp pushdown stack. It has 1024 locations of 32 bits, and can be indexed by either the PDL POINTER or the PDL INDEX. PDL POINTER is a 10-bit up/down counter, while PDL INDEX is simply a 10-bit register.


The PDL BUFFER is manipulated through various functional sources and functional destinations. The PDL POINTER and PDL INDEX registers may be read and written. (On CONS, these could only be read together, but on CADR they are read separately to facilitate doing arithmetic with them without the need to extract a byte first.) The contents of the PDL BUFFER location addressed by the contents of PDL INDEX may be read and written. The contents of the location addressed by the contents of PDL POINTER may also be read and written, and in this case the PUSH and POP operations may optionally be done by incrementing or decrementing the PDL POINTER. The pointer decrements after reading and increments before writing, so it always points to the topmost valid location.

It doesn't work to specify both C-PDL-BUFFER-POINTER-PUSH and C-PDL-BUFFER-POINTER-POP in the same instruction. On the other hand, the same effect can always be achieved simply by using C-PDL-BUFFER-POINTER for both source and destination instead.



There is no provision for automatic overflow or underflow detection on pushes and pops of the PDL BUFFER. In the Lisp machine, the PDL POINTER is checked on entry to every function, and at a few other necessary places. If there is insufficient room left within the PDL BUFFER for a maximum size frame, some of the PDL BUFFER is stored into main memory to make room. If there is also insufficient space left within the

virtual memory allocated to the PDL, a PDL-OVERFLOW error is signalled. Similarly, the function exit code decides whether to pull some stack back in from main memory.



REGISTER MEMORY	J1	ALU	J2	PROGRAM COUNTER	J3	INST MEMORY ONE	J4	INST MEMORY TWO	J5	MAIN MEMORY INTER	J6
30	2 *MD	ce		1	2 *MD	1	ce			*	
5	2 *M3	ce		3	4 *M1	2	ce			*	
7	2 *M3	ce		5	5 *M1	3	ce			*	
9	HPTOMR	ce		7	6 *M3	4	ce			*	
11	RD	ce		9	HPTOMR	5	ce			*	
13	LD	ce		11	10 *MDP	6	ce			*	
15	STO	ce		13	14 *MDT	7	ce			*	
17	2R1	ce		15	2R2	8	ce			*	
19	4S	ce		17	2R1	9	ce			*	
21	2R2	ce		19	2G	10	ce			*	
23	2R3	ce		21	2R2	11	ce			*	
25	2R4	ce		23	2R3	12	ce			*	
27	2R5	ce		25	2R4	13	ce			*	
29	2R6	ce		27	2R5	14	ce			*	
30	2R7	ce		29	2R6	15	ce			*	
31	2R8	ce		31	2R7	16	ce			*	
32	2R9	ce		33	2R8	17	ce			*	
33	2R10	ce		35	2R9	18	ce			*	
35	2R11	ce		37	2R10	19	ce			*	
37	2R12	ce		39	2R11	20	ce			*	
39	2R13	ce		41	2R12	21	ce			*	
41	2R14	ce		43	2R13	22	ce			*	
43	2R15	ce		45	2R14	23	ce			*	
45	2R16	ce		47	2R15	24	ce			*	
47	2R17	ce		49	2R16	25	ce			*	
49	2R18	ce		51	2R17	26	ce			*	
51	2R19	ce		53	2R18	27	ce			*	
53	2R20	ce		55	2R19	28	ce			*	
55	2R21	ce		57	2R20	29	ce			*	
57	2R22	ce		59	2R21	30	ce			*	
59	2R23	ce		61	2R22	31	ce			*	
61	2R24	ce		63	2R23	32	ce			*	
63	2R25	ce		65	2TC4	33	ce			*	
65	2R26	ce		67	2R27	34	ce			*	
67	2R27	ce		69	2R28	35	ce			*	
69	2R29	ce		71	2R29	36	ce			*	
71	2R30	ce		73	2R31	37	ce			*	
73	2R31	ce		75	2R31	38	ce			*	
75	2R32	ce		77	2R32	39	ce			*	
77	2R33	ce		79	2R33	40	ce			*	
79	2R34	ce		81	2R34	41	ce			*	
81	2R35	ce		83	2R32	42	ce			*	
83	2R36	ce		85	2R32	43	ce			*	
85	2R37	ce		87	2R32	44	ce			*	
87	2R38	ce		89	2R32	45	ce			*	
89	2R39	ce		91	2R32	46	ce			*	
91	2R40	ce		93	2R32	47	ce			*	
93	2R41	ce		95	2R32	48	ce			*	
95	2R42	ce		97	2R32	49	ce			*	
97	2R43	ce		99	2R32	50	ce			*	
99	2R44	ce		101	2R34	51	ce			*	
101	2R45	ce		103	2R35	52	ce			*	
103	2R46	ce		105	2R36	53	ce			*	
105	2R47	ce		107	2R37	54	ce			*	
107	2R48	ce		109	2R38	55	ce			*	
109	2R49	ce		111	2R39	56	ce			*	
111	2R50	ce		113	2R40	57	ce			*	
113	2R51	ce		115	2R41	58	ce			*	
115	2R52	ce		117	2R42	59	ce			*	
117	2R53	ce		119	2R43	60	ce			*	
119	2R54	ce		121	2R44	61	ce			*	
121	2R55	ce		123	2R45	62	ce			*	
123	2R56	ce		125	2R46	63	ce			*	
125	2R57	ce		127	2R47	64	ce			*	
127	2R58	ce		129	2R48	65	ce			*	
129	2R59	ce		131	2R49	66	ce			*	
131	2R60	ce		133	2R50	67	ce			*	
133	2R61	ce		135	2R51	68	ce			*	
135	2R62	ce		137	2R52	69	ce			*	
137	2R63	ce		139	2R53	70	ce			*	
139	2R64	ce		141	2R54	71	ce			*	
141	2R65	ce		143	2R55	72	ce			*	
143	2R66	ce		145	2R56	73	ce			*	
145	2R67	ce		147	2R57	74	ce			*	
147	2R68	ce		149	2R58	75	ce			*	
149	2R69	ce		151	2R59	76	ce			*	
151	2R70	ce		153	2R60	77	ce			*	
153	2R71	ce		155	2R61	78	ce			*	
155	2R72	ce		157	2R62	79	ce			*	
157	2R73	ce		159	2R63	80	ce			*	
159	2R74	ce		161	2R64	81	ce			*	
161	2R75	ce		163	2R65	82	ce			*	
163	2R76	ce		165	2R66	83	ce			*	
165	2R77	ce		167	2R67	84	ce			*	
167	2R78	ce		169	2R68	85	ce			*	
169	2R79	ce		171	2R69	86	ce			*	
171	2R80	ce		173	2R70	87	ce			*	
173	2R81	ce		175	2R71	88	ce			*	
175	2R82	ce		177	2R72	89	ce			*	
177	2R83	ce		179	2R73	90	ce			*	
179	2R84	ce		181	2R74	91	ce			*	
181	2R85	ce		183	2R75	92	ce			*	
183	2R86	ce		185	2R76	93	ce			*	
185	2R87	ce		187	2R77	94	ce			*	
187	2R88	ce		189	2R78	95	ce			*	
189	2R89	ce		191	2R79	96	ce			*	
191	2R90	ce		193	2R80	97	ce			*	
193	2R91	ce		195	2R81	98	ce			*	
195	2R92	ce		197	2R82	99	ce			*	
197	2R93	ce		199	2R83	100	ce			*	
199	2R94	ce		201	2R84	101	ce			*	
201	2R95	ce		203	2R85	102	ce			*	
203	2R96	ce		205	2R86	103	ce			*	
205	2R97	ce		207	2R87	104	ce			*	
207	2R98	ce		209	2R88	105	ce			*	
209	2R99	ce		211	2R89	106	ce			*	
211	2R100	ce		213	2R90	107	ce			*	
213	2R101	ce		215	2R91	108	ce			*	
215	2R102	ce		217	2R92	109	ce			*	
217	2R103	ce		219	2R93	110	ce			*	
219	2R104	ce		221	2R94	111	ce			*	
221	2R105	ce		223	2R95	112	ce			*	
223	2R106	ce		225	2R96	113	ce			*	
225	2R107	ce		227	2R97	114	ce			*	
227	2R108	ce		229	2R98	115	ce			*	
229	2R109	ce		231	2R99	116	ce			*	
231	2R110	ce		233	2R100	117	ce			*	
233	2R111	ce		235	2R101	118	ce			*	
235	2R112	ce		237	2R102	119	ce			*	
237	2R113	ce		239	2R103	120	ce			*	
239	2R114	ce		241	2R104	121	ce			*	
241	2R115	ce		243	2R105	122	ce			*	
243	2R116	ce		245	2R106	123	ce			*	
245	2R117	ce		247	2R107	124	ce			*	
247	2R118	ce		249	2R108	125	ce			*	
249	2R119	ce		251	2R109	126	ce			*	
251	2R120	ce		253	2R110	127	ce			*	
253	2R121	ce		255	2R111	128	ce			*	
255	2R122	ce		257	2R112	129	ce			*	
257	2R123	ce		259	2R113	130	ce			*	
259	2R124	ce		261	2R114	131	ce			*	
261	2R125	ce		263	2R115	132	ce			*	
263	2R126	ce		265	2R116	133	ce			*	
265	2R127	ce		267	2R117	134	ce			*	
267	2R128	ce		269	2R118	135	ce			*	
269	2R129	ce		271	2R119	136	ce			*	
271	2R130	ce		273	2R120	137	ce			*	
273	2R131	ce		275	2R121	138	ce			*	
275	2R132	ce		277	2R122	139	ce			*	
277	2R133	ce		279	2R123	140	ce			*	
279	2R134	ce		281	2R124	141	ce			*	
281	2R135	ce		283	2R125	142	ce			*	
283	2R136	ce		285	2R126	143	ce			*	
285	2R137	ce									



"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."




THE 36 IC'S SHOWN ABOVE (ROW A) ARE DUPLICATED
FOUR TIMES (TOTAL OF 4x36).
IN ROW B REPLACE Φ BY 1
IN ROW C REPLACE Φ BY 2
IN ROW D REPLACE Φ BY 3



"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

PC BOARD ASSY 10120 101202

SYMBOLICS, INC.	
605 HIGHTREE ROAD	SANTA MONICA, CA 90402
NAME	APPROVED BY:
DATE 1-29-81	DRAWN BY JVB
MEMORY, Schematic	
DRAWING NUMBER 101200	



"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."


NOTES:

1


PC BOARD 009191
ASSY 009192

SYMBOLICS, INC.
PROGRAM COUNTER Sheet 1 of 1
Schematic 009190 John V. Blankenship
November 11, 1980 Rev B

LCL 1 2 3 4 5 6 7 8







"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."



"This date and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

4K STATIC MOS RAMS
PINOUT = 2141



16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
















This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS.

SYMBOLICS, INC.

INSTRUCTION MEMORY ONE Sheet 1 of 2

000200 John V. Blankenship
Sept 22, 1980

LOC X X X X X X 789



1

3

2

41

5

1


9

"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."


SYMBOLICS INC

INSTRUCTION MEMORY ONE SH-E2-13

009200 John V Blankenbaker
OTE: see 009210 Sept 22, 1980



"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."



16

17

20

23

24

25





2

30

"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBOLICS, INC.

INSTRUCTION MEMORY TWO, Sheet 1 of 3
009210 John V Blankenbaker
Sept 25, 1980
Rev A




"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBOLICS, INC.

INSTRUCTION MEMORY TWO, Sheet 2 of 3

John V. Blankenbaker
Sept 25, 1980
Rev A



"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

ON BOARD 1 AT A1 & B1 INSTALL
TULLING ADAPTERS AS SHOWN HERE





NOTES:

1	<u>BOARD 1 SIGNAL</u> BOARD 2 SIGNAL
2	4K RAM WITH 2141 Pinout

SYMBOLICS, INC.

INSTRUCTION MEMORY ONE + TWO, Sheet 3 of 3

009210 John V. Blankenbaker
Sept 25, 1980



"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

NOTE 1. 74502 PINOUTS SHOWN
AS BOARD IS BUILT. TO USE
74502 ADAPTOR _____ IS
REQUIRED. SEE ZA, 6A, 27A,
16B & 30B





ASSY 00922
PC BD 00922

LOC X23456789

SYMBOLICS, INC

MAIN MEMORY INTERFACE, Sheet 1 of 3

John V. Blankertbaker
November 13, 1980
Rev A




"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBIOSICS, INC

MAIN MEMORY INTERFACE, sheet 2.

Digitized by srujanika@gmail.com

John V.




"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBOLICS, INC.

MAIN MEMORY INTERFACE, Sheet 3 of 3

Schematic 009220 John V. Blumenthal November 15, 1980 Rev A



16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."


LOC X X 3456

ASSY 00912
PC BOARD 003171

SYMBOLICS

REGISTER MEMORY Sheet 1 of 1

Schematic 003170 John V Blanckebaker
2/26/71, 1980





This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."



SYMBOLICS, INC.

REGISTER MEMORY Sheet 2 of 3

Schematic 009170 John V Blankenbaker
October 17, 1980 A



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30




"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBOLICS, INC.

REGISTER MEMORY Sheet 3 of 3

Schematic 009170 John H. Blankenthaler
October 17, 1980




"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBOLICS, INC.

ARITHMETIC UNIT Sheet 3 of 3

Schematic 009180 John V. Blankenbaker
October 6, 1980 Rev A.




"This data and information is proprietary to, and a valuable trade secret of, SYMBOLICS, INC., a Delaware Corporation. It is given in confidence by SYMBOLICS, and may not be used as the basis of manufacture, or be reproduced or copied, or be distributed to any other party, in whole or in part, without the prior written consent of SYMBOLICS."

SYMBOLICS, INC.

PROGRAM COUNTER Sheet 3 of 3

Schematic 009190 John V. Blankenbaker
November 11, 1980
Rev B



The clock can be stopped at the end of either phase, for several reasons. Usually the clock stops at the end of the read phase, referred to as "wait". This leaves the clock in the inactive high state, and leaves the latches on the memories open. The clock can wait because the machine was commanded to halt by the diagnostic interface, because a single-step commanded by the diagnostic interface has completed, because of an error such as a parity error, because of the statistics counter overflowing, or because of a memory-wait condition. This latter condition happens if a main memory cycle is initiated while a previous cycle is still in progress, or if the program calls for the result of a main memory read before the bus controller has granted the bus access needed to perform that read cycle. During a clock wait, the processor clock stops, but the clock to the rest of the system (the bus interface and XBUS devices), continues to run, allowing them to operate. When the processor finishes waiting the processor clock starts up in synchrony with the external clock.

The clock can also stop at the end of the write phase, referred to as "hang". This is used only during memory reads. If the processor calls for the result of a read which is in progress but has not yet completed, it hangs until the data has arrived from memory and sufficient time has passed for the data to flow through the data paths and appear on the output bus. This is also sufficient time for the parity of the data to be checked. In the case of a hang, both clocks stop, which allows them to restart synchronously without any extra delay. In this way, the speed of the processor is adjusted to exactly match the speed of the memory.

e4The Bus Interfacee0

The Bus Interface connects the CADR machine to two busses, the Unibus and the Xbus. The Unibus is a regular pdp11 bus, used to attach peripheral devices, especially commercial devices designed for the PDP11 line. The Xbus is a 32-bit bus used to attach memory and high-performance peripheral devices, such as disk. The bus interface also includes the diagnostic interface, which allows a unibus operator, such as a pdp10, a pdp11, or another lisp machine, to control the operation of the machine, hardware to pass interrupts from the Unibus and the Xbus to the processor, the logic which arbitrates the Xbus, and the logic which arbitrates the Unibus in the absence of a pdp11 on that bus.

The Bus Interface allows the CADR machine to access memory on the Xbus and devices on the Unibus, allows independent devices on the Xbus to access the Xbus (only), and allows Unibus devices to access Xbus memory (through a map since the Unibus address space is not big enough.) Buffering is provided when the Unibus accesses the Xbus, to convert a 32-bit word into a pair of 16-bit words.

<<More to come>>

Cover how to program the various frobs from the Unibus, initialization, map structure.

```
.page
.sect
e4The Xbus<0
```

The Xbus is the standard 32 bit wide data bus for the CADR processor. Main memory and high speed peripherals such as the disk control and TV display are interfaced to the Xbus. Control of the Xbus is similar to the Unibus, in that transfers are positively timed and (as far as the devices are concerned) asynchronous. The bus is terminated at both ends with resistive pullups of 390 ohms to ground and 180 ohms to +5 volts, for an effective 123 ohm termination to +3.42 volts. At ground, each termination draws 28 mA, for a total load of 56 mA. The bus is open collector, and may be driven with any device capable of handling the 56 mA. load. The recommended driver is the AMD 26S10, which also provides bus receivers.

A typical read cycle begins with placing the address for the transfer on the -XADDR lines and the parity of the address on the -XBUS.ADDRPAR line. The -XBUS.RQ line is then lowered, initiating the request. The responding device places the requested data on the 32 -XBUS lines and the parity of the data on the -XBUS.PAR line. Should it not be convenient for the device to produce parity (as in the case of I/O registers), the device may assert -XBUS.IGNPAR to notify the bus master that the transfer should not be checked for correct parity. The responding device then asserts -XBUS.ACK, which remains asserted until the -XBUS.RQ signal is removed by the master.

Write requests proceed identically, except that the master asserts -XBUS.WR and the data to be written on the -XBUS lines along with the address lines. All bus masters are required to produce good parity data on writes.

Deskewing delays are the responsibility of the bus master. In particular, it is the responsibility of the bus master to assert good address, write, and data lines 80 ns. prior to asserting -XBUS.RQ, and these lines must be held until the -XBUS.ACK signal drops in response to the master dropping -XBUS.RQ. Responding devices are allowed to assert -XBUS.ACK at the same time they drive read data onto the -XBUS lines. Thus, masters should delay 50 ns. after receiving -XBUS.ACK before dropping -XBUS.RQ and strobing the data. Responding devices are required to drop -XBUS.ACK immediately after -XBUS.RQ is no longer asserted.

Normal bus master arbitration between the CADR processor and the Unibus requests is handled by the bus interface. Devices on the Xbus which must become bus master, such as the disk control, do so by asserting the -XBUS.EXIRQ signal. When the bus becomes free, the bus interface responds by asserting -XBUS.EXIGRANT. This signal is daisy chained between bus master devices on the Xbus, coming in on the -XBUS.EXIGRANT.IN pin and leaving on the -XBUS.EXIGRANT.OUT pin. Within each device, the decision is made whether or not to pass the grant onto the next device. Unlike the Unibus structure, the decision on whether to pass grant and the act of becoming bus master happen synchronously with a master clock signal distributed on the -XBUS.SYNC line.

When a device initiates a request, it immediately asserts -XBUS.EXIRQ. At the falling edge of -XBUS.SYNC it clocks the request signal into a D flip flop which we will call RFQ.SYNC. When -XBUS.EXIGRANT.IN goes low, the device asserts -XBUS.EXIGRANT.OUT unless it has either the RFQ.SYNC flip flop set, or is already the bus master. At the next falling edge of -XBUS.SYNC the device which has both -XBUS.EXIGRANT.IN and RFQ.SYNC set becomes bus master. The device should immediately assert -XBUS.BUSY and may immediately begin asserting address lines for a transfer. -XBUS.BUSY may be dropped asynchronously, after the slave device drops -XBUS.ACK in response to the master's request. The -XBUS.EXIGRANT.IN signal must be terminated with a resistive pullup of 180 ohms to +5 volts within each device which does not simply connect it to -XBUS.EXIGRANT.OUT.

Signal review:

data lines:

-XBUS0 through -XBUS31	32 data lines, low when data is a one
-XBUS.PAR	parity of the 32 data lines. Required for writes
-XBUS.IGNPAR	ignore parity signal, may be asserted by any device for a read

address lines:

-XADDR0 through -XADDR21	22 address lines, low for address bit a one
-XADDR.PAR	<<this needs to be decided... is this required?>>

cycle control lines:

-XBUS.RQ	Asserted by the master to request a read or write Minimum of 80 ns following stable -XADDR, -XBUS.WRITE and -XBUS data
-XBUS.ACK	Asserted by the slave in response to -XBUS.RQ No delay necessary following assertion of good read data
-XBUS.WR	Asserted by the master during a write cycle.

mastership control lines:

-XBUS.BUSY	Asserted when a device other than the bus interface is bus master. Only the bus interface examines this line. Asserted on a -XBUS.SYNC clock edge, dropped asynchronously after -XBUS.ACK drops
-XBUS.EXIRQ	Asserted when a device other than the bus interface wishes to become bus master. Asserted asynchronously, may be removed asynchronously after the device becomes master, but before dropping -XBUS.BUSY
-XBUS.EXIGRANT.IN	The daisy-chained mastership grant signal. Must be pulled up with 180 ohms to VCC in the device.
-XBUS.EXIGRANT.OUT	Asserted initially by the bus interface, synchronously with the -XBUS.SYNC edge. The signal may be subject to synchronizer lassage, since it is a clocked version of -XBUS.EXIRQ which is not synchronous with -XBUS.SYNC

Miscellaneous:

-XBUS.INIT	When low, resets all devices. This is low during power on and off, and when the machine is reset.
-XBUS.SYNC	Synchronization clock for mastership passing and other desired purposes. Devices become bus master synchronous with the edge of this signal. The request will normally follow the edge by 80 ns.
-XBUS.INTR	Driving this low requests an interrupt. All devices are required to initialize to a non-interrupt enable condition, and are required to have interrupt

enable and disable bits which can selectively enable interrupts from that device. The "requesting interrupt" state must be readable in one of the device control register bits.

XBUS.POWER.OK

This line is HIGH when power is stable. It remains low for <><> seconds after power comes on, and goes low <><> seconds before power is turned off.

LISPM Bus Interface

CADR1; BUSINT UML
***** DIP MAP *****

25-MAR-81 0822

26S10	26S10	74LS244	93S48	8304	SIP180/3
XD	XD	XBD	BUSPAR	x	LMDATA
F30	E30	D30	C30	B30	A30
26S10	26S10	74LS244	93S48	8304	SIP180/3
XD	XD	XBD	BUSPAR	x	LMDATA
F29	E29	D29	C29	B29	A29
26S10	26S10	74LS244	93S48	8304	SIP180/3
XD	XD	XBD	BUSPAR	x	LMDATA
F28	E28	D28	C28	B28	A28
26S10	26S10	74LS244	29701	8304	74LS240
XD	XD	XBD	WBUF	x	LMADR
F27	E27	D27	C27	B27	A27
26S10	26S10	29701	29701	74LS244	74LS240
XA	XA	RBUF	WBUF	BUSSEL	LMADR
F26	E26	D26	C26	B26	A26
26S10	26S10	29701	29701	74LS244	74LS240
XA	XA	RBUF	WBUF	BUSSEL	LMADR
F25	E25	D25	C25	B25	A25
26S10	93S48	29701	29701	74LS244	74LS240
XA	XAPAR	RBUF	WBUF	BUSSEL	LMADR
F24	E24	D24	C24	B24	A24
26S10	93S48	29701	74LS244	74LS244	74LS240
XA	XAPAR	RBUF	RBUF	BUSSEL	LMADR
F23	E23	D23	C23	B23	A23
26S10	74LS244	74LS244	74LS244	8304	SIP180/3
AA	UBXA	RBUF	RBUF	DBGOUT	DBGIN
F22	E22	D22	C22	B22	A22
26S10	74LS244	74LS244	74LS244	8304	8304
XA	UBXA	RBUF	BUSSEL	DBGOUT	DIAG
F21	E21	D21	C21	B21	A21
26S10	74LS244	74S86	74LS244	74S00	8304
XD	UBXA	REQERR	BUSSEL	DATCTL	DIAG
F20	E20	D20	C20	B20	A20

LISP Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
***** DIP MAP *****

DM8838 UBD x	74LS244 UBD x	74LS244 BUSEL x	74LS244 BUSEL x	74S04 DATCTL xxxxxx	74LS374 DBGIN x
F19	E19	D19	C19	B19	A19
DM8838 UBD x	74LS244 UBD x	74LS240 UBINTC x	74S51 DATCTL xx	74S32 DATCTL xxxx	74LS374 DBGIN x
F18	E18	D18	C18	B18	A18
DM8838 UBD x	74LS244 UBMAP x	74LS374 UBINTC x	74S51 DATCTL xx	74S02 DATCTL xxxx	74S241 DBGOUT x
F17	E17	D17	C17	B17	A17
DM8838 UBD x	74LS244 UBMAP x	25LS2519 UBINTC x	74LS244 REQERR x	74S08 REQTIM xxxx	25LS2519 DBGIN x
F16	E16	D16	C16	B16	A16
DM8838 UPRIOR x	29701 UBMAP x	74LS74 UBINTC xx	74S64 DATCTL x	8304 REQERR x	74S139 DBGIN xo
F15	E15	D15	C15	B15	A15
74S38 UPRIOR xxoo	29701 UBMAP x	74LS74 UBINTC xx	74S51 DATCTL xx	74S74 RQSYNC xx	74S10 DBGIN xxx
F14	E14	D14	C14	B14	A14
74S38 UPRIOR xxxx	29701 UBMAP x	74LS74 UBINTC xx	74S10 RQSYNC xxx	74S04 XA xxxxxx	74S04 DBGIN xxxxxx
F13	E13	D13	C13	B13	A13
DM8838 UBA x	29701 UBMAP x	74S133 REQU x	74S260 RQSYNC xx	74S02 DBGOUT xxxx	74S08 DBGOUT xxxx
F12	E12	D12	C12	B12	A12
DM8838 UBA x	74S258 UBMAP x	74S04 UBA xxxxxx	74S64 REQLM x	74S51 REQLM xx	74S00 DIAG xxxx
F11	E11	D11	C11	B11	A11
DM8838 UBA x	74S258 UBMAP x	74S174 UPRIOR x	74S64 REQLM x	74S74 REQUB xx	M7D100 DBGOUT xo
F10	E10	D10	C10	B10	A10
DM8838 UBA x	74S08 REQLM xxoo	74S472 UPRIOR x	TD100 REQLM x	TD250 REQUB x	74S32 DBGIN xxxx
F09	E09	D09	C09	B09	A09

LISPM Bus Interface

***** CADR1:BUSINT UML *****

25-MAR-81 0823

DM8838 UBRA x		74S133 UBCYC x	25LS2519 UPRIOR x	74S04 REQLM xxxxxx	74S74 UBCYC xx	74S175 RQSYNC x
F08	E08	D08	C08	B08	A08	
DM8838 UBMAST x		74S139 UBCYC xx	25LS2519 UPRIOR x	MTD100 REQU xxx	74S04 CLM xxxxxx	74S260 RQSYNC xx
F07	E07	D07	C07	B07	A07	
DM8838 UPRIOR x		74S260 UBCYC xx	74S10 UBMAST xxx	74S51 REQUB xx	TD100 RQSYNC x	74S175 RQSYNC x
F06	E06	D06	C06	B06	A06	
74S133 UBCYC x		74S04 UBINTC xxxxxx	74S00 UBINTC xxxx	74S20 REQU xo	74S11 RQSYNC xxx	74S02 RQSYNC xxxx
F05	E05	D05	C05	B05	A05	
TD250 UBCYC x		74S32 UBINTC xxxx	74S74 UBMAST xx	74S11 DBGIN xxx	74S241 DBGOUT x	74S00 REQU xxxx
F04	E04	D04	C04	B04	A04	
74S00 REQU xxxx		74S138 UBCYC x	74LS74 REQU xx	74LS27 UPRIOR xxx	74S04 REQTIM xxxxxx	74LS112 REQERR ox
F03	E03	D03	C03	B03	A03	
74S02 REQU xxxx		74S08 UBINTC xxxx	74LS74 UBMAST xx	74LS74 UBMAST xx	74 276 REQERR x	74S288 REQTIM x
F02	E02	D02	C02	B02	A02	
TD100 REQU x		74S00 UBMAST xxxx	MTD100 UBMAST xxx	74LS163 UPRIOR x	74LS273 REQTIM x	74LS124 REQTIM xo
F01	E01	D01	C01	B01	A01	

LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

LISPMM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +--+ Dedicated power) *****

-E-	-F-	-J01-	-J02-
A1 A2 +5.0V+++++-----	A1 A2 +5.0V+++++-----	01 CLK0 02 -MEMRQ H	# 01 @ 02
B1 B2 -5.0V	B1 B2 -5.0V	03 -LM ACK H 04 LMX GRANT	# 03 # 04
C1 -UB ADR12 H C2 GND-----	# C1 # C2 GND-----	05 LMUB GRANT 06 XBUS REQUEST	# 05 # 06
D1 -UB ADR17 H D2 -UB ADR15 H	# D1 -UB BBSY H # D2	07 LMUB MASTER 08 C1 OUT	# 07 # 08
E1 -UB MSYN H E2 -UB ADR16 H	# E1 # E2	09 XWR 10 -FREE H	# 09 # 10
F1 -UB ADR2 H F2 -UB C1 H	# F1 GND # F2	11 NXM TIMEOUT 12 -ANY PAR ERROR H	# 11 # 12
H1 -UB ADR1 H H2 -UB ADR0 H	# H1 # H2	13 ANY GRANT DLYD 14 MSYN IN	# 13 # 14
J1 -UB SSYN H J2 -UB CO H	# J1 -UB NPR H # J2	15 MSYN OUT 16 SSYN IN	# 15 # 16
K1 -UB ADR14 H K2 -UB ADR13 H	# K1 # K2	17 SSYN OUT 18 UB REG CYC TO	# 17 # 18
L1 -UB ADR11 H L2	# L1 # L2	19 UBXRQ 20 UBX GRANT	# 19 # 20
M1 M2	M1 -UB INTR H # M2	21 -DEBUG IN REQ H 22 DEBUG ACK	@ 21 # 22
N1 GND N2 -UB ADR8 H	# N1 GND # N2	23 DBUB MASTER 24 NC	# 23 # 24
P1 -UB ADR10 H P2 -UB ADR7 H	# P1 # P2	25 NC 26 -----	# 25 # 26 -----
R1 -UB ADR9 H R2	# R1 # R2	27 ----- 28 -----	27 ----- 28 -----
S1 S2	S1 S2	29 ----- 30 -----	29 ----- 30 -----
T1 GND----- T2	T1 GND----- T2 -UB SACK H	31 ----- # 32 -----	31 ----- 32 -----
U1 -UB ADR6 H U2 -UB ADR4 H	# U1 # U2	33 ----- 34 -----	33 ----- 34 -----
V1 -UB ADR5 H V2 -UB ADR3 H	# V1 # V2 LOCAL ENABLE	35 ----- @ 36 -----	35 ----- 36 -----
		37 ----- 38 -----	37 ----- 38 -----
		39 ----- 40 -----	39 ----- 40 -----
		41 ----- 42 -----	41 ----- 42 -----
		43 ----- 44 -----	43 ----- 44 -----
		45 ----- 46 -----	45 ----- 46 -----
		47 ----- 48 -----	47 ----- 48 -----
		49 ----- 50 -----	49 ----- 50 -----

LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
 ***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +--+ Dedicated power) *****

-J03-

-J04-

-J05-

-J06-

01	01	01 DBD0	# 01 DBD0	#
02	02	02 DBD1	# 02 DBD1	#
03	03	03 DBD2	# 03 DBD2	#
04	04	04 DBD3	# 04 DBD3	#
05	05	05 DBD4	# 05 DBD4	#
06	06	06 DBD5	# 06 DBD5	#
07	07	07 DBD6	# 07 DBD6	#
08	08	08 DBD7	# 08 DBD7	#
09	09	09 DBD8	# 09 DBD8	#
10	10	10 DBD9	# 10 DBD9	#
11	11	11 DBD10	# 11 DBD10	#
12	12	12 DBD11	# 12 DBD11	#
13	13	13 DBD12	# 13 DBD12	#
14	14	14 DBD13	# 14 DBD13	#
15	15	15 DBD14	# 15 DBD14	#
16	16	16 DBD15	# 16 DBD15	#
17	17	17 DEBUG IN A0	@ 17 DEBUG OUT A0	#
18	18	18 DEBUG IN A1	@ 18 DEBUG OUT A1	#
19	19	19 DEBUG IN WR	@ 19 DEBUG OUT WR	#
20	20	20 -DEBUG IN REQ H	@ 20 -DEBUG OUT REQ H	#
21	21	21 DEBUG IN ACK	# 21 DEBUG OUT ACK	@
22	22	22 NC	# 22 NC	#
23	23	23 NC	# 23 NC	#
24	24	24 NC	# 24 NC	#
25	25	25 NC	# 25 NC	#
26	26	26 -----	# 26 -----	#
27	27	27 -----	27 -----	
28	28	28 -----	28 -----	
29	29	29 -----	29 -----	
30	30	30 -----	30 -----	
31	31	31 -----	31 -----	
32	32	32 -----	32 -----	
33	33	33 -----	33 -----	
34	34	34 -----	34 -----	
35	35	35 -----	35 -----	
36	36	36 -----	36 -----	
37	37	37 -----	37 -----	
38	38	38 -----	38 -----	
39	39	39 -----	39 -----	
40	40	40 -----	40 -----	
		41 -----	41 -----	
		42 -----	42 -----	
		43 -----	43 -----	
		44 -----	44 -----	
		45 -----	45 -----	
		46 -----	46 -----	
		47 -----	47 -----	
		48 -----	48 -----	
		49 -----	49 -----	
		50 -----	50 -----	

LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****


-J07-	-J08-	-J09-	-J10-
01 SPY0	# 01 GND	01 -ADR15 H	01
02 SPY1	# 02 -MCLK7 H	02 -ADR14 H	02
03 SPY2	# 03 GND	03 -ADR13 H	03
04 SPY3	# 04 GND	04 -ADR12 H	04
05 SPY4	# 05 SPY ADR 1	# 05 -ADR11 H	05
06 SPY5	# 06 SPY ADR 2	# 06 -ADR10 H	06
07 SPY6	# 07 SPY ADR 3	# 07 -ADR9 H	07
08 SPY7	# 08 SPY ADR 4	# 08 -ADR8 H	08
09 SPY8	# 09 -SPY READ H	# 09 -ADR7 H	09
10 SPY9	# 10 -SPY WRITE H	# 10 -ADR6 H	10
11 SPY10	# 11 -BUSINT LM RESET H	# 11 -ADR5 H	11
12 SPY11	# 12 -LM BOOT H	12 -ADR4 H	12
13 SPY12	# 13 -LM UNITBUS RESET H	13 -ADR3 H	13
14 SPY13	# 14 LM MEMDRIVE ENB	# 14 -ADR2 H	14
15 SPY14	# 15 -LM POWER RESET H	15 -ADR1 H	15
16 SPY15	# 16 NC	# 16 -ADR0 H	16
17 -LM GRANT H	# 17 NC	# 17 -MEMRQ H	17
18 WRCYC	@ 18 NC	# 18 -LM ACK H	# 18
19 LM INT	# 19 NC	# 19 -LOADHD H	19
20 MEMPAR FROM LM	@ 20 NC	# 20 -LM IGNPAR H	# 20
21 -----	21 -----	21 -----	21 -----
22 -----	22 -----	22 -----	22 -----
23 -----	23 -----	23 -----	23 -----
24 -----	24 -----	24 -----	24 -----
25 -----	25 -----	25 -----	25 -----
26 -----	26 -----	26 -----	26 -----
27 -----	27 -----	27 -----	27 -----
28 -----	28 -----	28 -----	28 -----
29 -----	29 -----	29 -----	29 -----
30 -----	30 -----	30 -----	30 -----
31 -----	31 -----	31 -----	31 -----
32 -----	32 -----	32 -----	32 -----
33 -----	33 -----	33 -----	33 -----
34 -----	34 -----	34 -----	34 -----
35 -----	35 -----	35 -----	35 -----
36 -----	36 -----	36 -----	36 -----
37 -----	37 -----	37 -----	37 -----
38 -----	38 -----	38 -----	38 -----
39 -----	39 -----	39 -----	39 -----
40 -----	40 -----	40 -----	40 -----
-----	-----	41 -----	41 -----
-----	-----	42 -----	42 -----
-----	-----	43 -----	43 -----
-----	-----	44 -----	44 -----
-----	-----	45 -----	45 -----
-----	-----	46 -----	46 -----
-----	-----	47 -----	47 -----
-----	-----	48 -----	48 -----
-----	-----	49 -----	49 -----
-----	-----	50 -----	50 -----



LISP Bus Interface CADR1:BUSTNT UML 25-MAR-81 0823
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****


-J11-

-J12-

01 MEM31	# 01 MEM11	#
02 MEM30	# 02 MEM10	#
03 MEM29	# 03 MEM9	#
04 MEM28	# 04 MEM8	#
05 MEM27	# 05 MEM7	#
06 MEM26	# 06 MEM6	#
07 MEM25	# 07 MEM5	#
08 MEM24	# 08 MEM4	#
09 MEM23	# 09 MEM3	#
10 MEM22	# 10 MEM2	#
11 MEM21	# 11 MEM1	#
12 MEM20	# 12 MEM0	#
13 MEM19	# 13 MEMPAR TO LM	#
14 MEM18	# 14 -ADRPAR H	#
15 MEM17	# 15 -ADR21 H	#
16 MEM16	# 16 -ADR20 H	#
17 MEM15	# 17 -ADR19 H	#
18 MEM14	# 18 -ADR18 H	#
19 MEM13	# 19 -ADR17 H	#
20 MEM12	# 20 -ADR16 H	#
21 -----	21 -----	
22 -----	22 -----	
23 -----	23 -----	
24 -----	24 -----	
25 -----	25 -----	
26 -----	26 -----	
27 -----	27 -----	
28 -----	28 -----	
29 -----	29 -----	
30 -----	30 -----	
31 -----	31 -----	
32 -----	32 -----	
33 -----	33 -----	
34 -----	34 -----	
35 -----	35 -----	
36 -----	36 -----	
37 -----	37 -----	
38 -----	38 -----	
39 -----	39 -----	
40 -----	40 -----	







CBUS

BYPASS CAPACITORS

10-DEC-1980 10:06

AI: CADR1; CAPS

J11-1 MEM31
 J11-2 MEM30
 J11-3 MEM29
 J11-4 MEM28
 J11-5 MEM27
 J11-6 MEM26
 J11-7 MEM25
 J11-8 MEM24
 J11-9 MEM23
 J11-10 MEM22
 J11-11 MEM21
 J11-12 MEM20
 J11-13 MEM19
 J11-14 MEM18
 J11-15 MEM17
 J11-16 MEM16
 J11-17 MEM15
 J11-18 MEM14
 J11-19 MEM13
 J11-20 MEM12

J12-1 MEM11
 J12-2 MEM10
 J12-3 MEM9
 J12-4 MEM8
 J12-5 MEM7
 J12-6 MEM6
 J12-7 MEM5
 J12-8 MEM4
 J12-9 MEM3
 J12-10 MEM2
 J12-11 MFM1
 J12-12 MEMO
 J12-13 MEMPAR TO LM
 J12-14 ADRPAR L
 J12-15 ADR21 L
 J12-16 ADR20 L
 J12-17 ADR19 L
 J12-18 ADR18 L
 J12-19 ADR17 L
 J12-20 ADR16 L

J09-1 ADR15 L
 J09-2 ADR14 L
 J09-3 ADR13 L
 J09-4 ADR12 L
 J09-5 ADR11 L
 J09-6 ADR10 L
 J09-7 ADR9 L
 J09-8 ADR8 L
 J09-9 ADR7 L
 J09-10 ADR6 L
 J09-11 ADR5 L
 J09-12 ADR4 L
 J09-13 ADR3 L
 J09-14 ADR2 L
 J09-15 ADR1 L
 J09-16 ADRO L
 J09-17 MEMRQ L
 J09-18 LM ACK L
 J09-19 LOADMD L
 J09-20 LM IGNPAR L MEMPAR FROM LM

SPY0 J07-1
 SPY1 J07-2
 SPY2 J07-3
 SPY3 J07-4
 SPY4 J07-5
 SPY5 J07-6
 SPY6 J07-7
 SPY7 J07-8
 SPY8 J07-9
 SPY9 J07-10
 SPY10 J07-11
 SPY11 J07-12
 SPY12 J07-13
 SPY13 J07-14
 SPY14 J07-15
 SPY15 J07-16
 LM GRANT L J07-17
 WRCYC J07-18
 LM INT J07-19
 LM IGNPAR L MEMPAR FROM LM J07-20

GND J08-1
 MCLK7 L J08-2
 GND J08-3
 GND J08-4
 SPY ADR 1 J08-5
 SPY ADR 2 J08-6
 SPY ADR 3 J08-7
 SPY ADR 4 J08-8
 SPY READ L J08-9
 SPY WRITE L J08-10
 BUSINT LM RESET L J08-11
 LM BOOT L J08-12
 LM UNIBUS RESET L J08-13
 LM MEMDRIVE ENB J08-14
 LM POWER RESET L J08-15
 NC J08-16
 NC J08-17
 NC J08-18
 NC J08-19
 NC J08-20



CADR; BCPIINS
to 1AJ1

CADR; BCPIINS
to 1BJ1

CADR; BCPIINS
to 1CJ1

TO 3AJ1
CADR; BCPIINS

TO 5AJ1
CADR; MBCPIN



J01-1 CLKO
J01-2 MEMRQ L
J01-3 LMACK L
J01-4 LMX GRANT
J01-5 LMUB GRANT
J01-6 XBUS REQUEST
J01-7 LMUB MASTER
J01-8 C1 OUT
J01-9 XWR
J01-10 FREE L
J01-11 NXM TIMEOUT
J01-12 ANY PAR ERROR L
J01-13 ANY GRANT DLYD
J01-14 MSYN IN
J01-15 MSYN OUT
J01-16 SSYN IN
J01-17 SSYN OUT
J01-18 UBX REG CYC TO
J01-19 UBXREQ
J01-20 UBX GRANT
J01-21 DEBUG IN REQ L
J01-22 DEBUG ACK
J01-23 DRUB MASTER
J01-24 NC
J01-25 NC

CS2	UBD0 L	EH2	UB ADR0 L	CA1	UB NPG IN
CR2	UBD1 L	EH1	UB ADR1 L	CH1	UB NPG OUT
CJ2	UBD2 L	EF1	UB ADR2 L	DD2	UB BR7 L
CJ2	UBD3 L	EV2	UB ADR3 L	DE2	UB BR6 L
CN2	UBD4 L	EH2	UB ADR4 L	DF2	UB BR5 L
CP2	UBD5 L	EV1	UB ADR5 L	DH2	UB BR4 L
CV2	UBD6 L	EU1	UB ADR6 L	DL1	UB INIT L
CM2	UBD7 L	EP2	UB ADR7 L	DK2	UB BG7 IN
CL2	UBD8 L	EN2	UB ADR8 L	DL2	UB BG7 IN;(OUT)
CK2	UBD9 L	ER1	UB ADR9 L	DM2	UB BG6 IN
CJ2	UBD10 L	EP1	UB ADR10 L	DN2	UB BG6 IN;(OUT)
CH1	UBD11 L	EL1	UB ADR11 L	DP2	UB BG5 IN
CH2	UBD12 L	EC1	UB ADR12 L	DR2	UB BG5 IN;(OUT)
CF2	UBD13 L	EK2	UB ADR13 L	DS2	UB BG4 IN
CH2	UBD14 L	EK1	UB ADR14 L	DJ2	UB BG4 IN;(OUT)
CD2	UBD15 L	ED2	UB ADR15 L	DI1	UB BBSY L
		EE2	UB ADR16 L	EJ1	UB NPR L
V2	LOCAL ENABLE	ED1	UB ADR17 L	EM1	UB INTR L
CR1	LM BOOT L	EJ1	UB SSYN L	EJ2	UB SACK L
		EJ2	UB CO L		
		EF2	UB C1 L		

THESE SIGNALS MUST BE
JUMPERED OVER TO CORRESPONDING
XBUS RUNS

GND
 GND

+12V
 +12V
 +12V

5V
 5V
 5V
 5V
 5V
 5V

+5V
 +5V
 +5V
 +5V
 +5V
 +5V









GND
 GND

EF1 - not grounded
for SPC wiring


-XBUS PAR
 -XBUS0
 -XBUS1
 -XBUS2
 -XBUS3
 -XBUS4
 -XBUS5
 -XBUS6
 -XBUS7
 -XBUS8
 -XBUS9
 -XBUS10
 -XBUS11
 -XBUS12
 -XBUS13
 -XBUS14
 -XBUS15
 -XBUS16
 -XBUS17
 -XBUS18
 -XBUS19
 -XBUS20
 -XBUS21
 -XBUS22
 -XBUS23
 -XBUS24
 -XBUS25
 -XBUS26
 -XBUS27
 -XBUS28
 -XBUS29
 -XBUS30
 -XBUS31
 -XBUS32
 -XBUS33
 -XBUS34
 -XBUS35

-XADDR PAR
 -XADDR0
 -XADDR1
 -XADDR2
 -XADDR3
 -XADDR4
 -XADDR5
 -XADDR6
 -XADDR7
 -XADDR8
 -XADDR9
 -XADDR10
 -XADDR11
 -XADDR12
 -XADDR13
 -XADDR14
 -XADDR15
 -XADDR16
 -XADDR17
 -XADDR18
 -XADDR19
 -XADDR20
 -XADDR21

TO CD2 -XBUS RQ
 TO CE2 -XBUS ACK
 TO CF2 -XBUS WR
 TO CH2 -XBUS IGNPAR
 TO CJ2 -XBUS INIT
 TO CK2 -XBUS EXTRQ
 TO CL2 -XBUS BUSY
 TO CM2 -XBUS SYNC
 TO CP2 -XBUS INTR
 TO CH1 -XBUS EXTRANT OUT
 -XBUS POWER OK
 -XBUS POWER RESET L








J05-1 → DB00
 J05-2 → DB01
 J05-3 → DB02
 J05-4 → DB03
 J05-5 → DB04
 J05-6 → DB05
 J05-7 → DB06
 J05-8 → DB07
 J05-9 → DB08
 J05-10 → DB09
 J05-11 → DB010
 J05-12 → DB011
 J05-13 → DB012
 J05-14 → DB013
 J05-15 → DB014
 J05-16 → DB015
 J05-17 → DEBUG IN A0
 J05-18 → DEBUG IN A1
 J05-19 → DEBUG IN WR
 J05-20 → DEBUG IN REQ L
 J05-21 → DEBUG IN ACK
 J05-22 → NC
 J05-23 → NC
 J05-24 → NC
 J05-25 → NC







EV LOCAL ENABLE → 74S04 → 2 LOCAL ENABLE L


GROUND TO CONNECT
PDP-11 TO UNIBUS





























NOTE: MEMPAR TO LM is on DBGOUT






17 400 000-
17 777 777


TOP 128K OF LM PHYSICAL ADDRESS
IS I/O TO UNIBUS







17 400 000 to
17 777 777


THESE ARE LM ADDRESSES THAT ARE MAPPED ONTO UNIBUS
THEY DON'T EXIST ON XBUS
THEREFORE THEY'LL MEAN UNIBUS TO MEMORY DATA REGISTER




URMA21	1:
URMA20	2:
URMA19	3:
URMA18	4:
URMA17	5:
UBXRQ	6:
URWR	7: 74S133 D12
MSYN IN	10: UB TO MD L
HI 15-30	11:
HI 15-30	12:
HI 15-30	13:
HI 15-30	14:
HI 15-30	15:










F12

F11


F10



F09




F08







D11












LM UB SET MASTER L
DB UB SET MASTER L

LM RESET L
DB RESET L





```

WITH <x:LM npg:NPG2>
WITH <x:DB npg:NPG1>
-----
x.RQ: BUS REQ, NPR;
npg.IN: set x.GRANTED;
npg.IN+100ns: [x.GRANTED: set x.SELECTED, else NPG OUT];
x.SELECTED v x.MASTER: -BUS REQ, -NPR;
x.SELECTED: SACK OUT;
assert SACK OUT: (OLY): -npg.IN
-npg.IN ^ -SSYN IN ^ -BBSY IN: BUS READY;
BUS READY ^ x.SELECTED: set x.MASTER;
x.MASTER: BBSY OUT, x.RESET;
x.RESET: clr x.GRANTED, clr x.SELECTED;
-x.RQ: clr x.MASTER;





```





NOTE: NPR is synchronized on UPRIOR and generates NPG IN if LOCAL ENABLE.










NOTE: GRANT TERMINATION TO 180 OHMS
IS PROVIDED BY UNIBUS TERMINATOR














LISPM I/O BOARD

CADRIO: IOB UML
***** DIP MAP *****

18-DEC-80 1049

75118 IOBKBD x	75118 IOBKBD x	74LS374 IOBKBD x	74LS374 IOBKBD x	74LS74 IOBKBD xx	74LS164 IOBKBD x
F30	E30	D30	C30	B30	A30
74LS74 IOBSER xx	74LS244 IOBSER x	74LS244 IOBCSR x	74LS374 IOBKBD x	74LS569 IOBMS2 x	74LS164 IOBKBD x
F29	E29	D29	C29	B29	A29
74LS374 CLK60H x	74LS374 CLK60H x	74LS244 CLKTOD x	74LS10 IOBKBD xxx	74LS569 IOBMS2 x	74LS164 IOBKBD x
F28	E28	D28	C28	B28	A28
74LS244 CLK60H x	74LS244 CLK60H x	74LS175 IOBCSR x	74LS74 IOBCSR xx	74LS569 IOBMS2 x	74LS14 IOBKBD xxxxxx
F27	E27	D27	C27	B27	A27
74LS374 CLKTOD x	74LS374 CLKTOD x	74LS08 IOBKBD xxxx	74LS109 IOBKBD xx	74LS569 IOBMS2 x	74LS86 IOBMS2 xxxx
F26	E26	D26	C26	B26	A26
74LS374 CLKTOD x	74LS374 CLKTOD x	74LS32 IOBCLK xxxx	74 37 IOBCLK xxoo	74LS569 IOBMS2 x	74LS14 IOBMSE xxxxxx
F25	E25	D25	C25	B25	A25
74 393 CLKTOD xx	74 393 CLKTOD xx	74LS163 IOBCLK x	74LS244 IOBMS2 x	74LS569 IOBMS2 x	74LS374 IOBMSE x
F24	E24	D24	C24	B24	A24
74 393 CLK1UD xx	74 393 CLK1UD xx	74 393 CLKTOD xx	74LS74 IOBCLK xx	74LS86 IOBMS2 xxxx	74LS374 IOBMSE x
F23	E23	D23	C23	B23	A23
74LS193 CLKTIM x	74LS193 CLKTIM x	74 393 CLKTOD xx	74LS13E IOBCLK x	74LS244 CLK1OD x	74LS374 IOBMSE x
F22	E22	D22	C22	B22	A22
74LS193 CLKTIM x	74LS193 CLKTIM x	74LS74 IOBSER xx	74S163 CLKTIM x	74LS138 CLK60H x	26LS2521 IOBMSE x
F21	E21	D21	C21	B21	A21
DM8838 IOBXCV x	74LS138 IOBADR x	74LS14 CLK60H xxxxoo	DUMMY20 CLK60H x	74LS174 LMUCON x	26LS2521 IOBCSR x
F20	E20	D20	C20	B20	A20

LISPM I/O BOARD CADRIO:IOB UML 18-DEC-80 1050
***** DIP MAP *****

DM8838 IOBXCV x	74S133 IOBADR x	74LS244 LMDATP x	74S133 LMUCON. x	74LS164 LMTURN x	74LS193 LMTURN x
F19	E19	D19	C19	B19	A19
DM8838 IOBXCV x	74LS244 LMDATP x	74LS244 LMDATP x	74LS138 LMUCON x	74LS164 LMTURN x	74LS193 LMTURN x
F18	E18	D18	C18	B18	A18
DM8838 IOBXCV x	74LS244 LMDATP x	74LS244 LMDATP x	74LS244 LMDATP x	MC1488L IOBSER x	74LS193 LMTURN x
F17	E17	D17	C17	B17	A17
74S38 IOBINT xxxx	[]	74LS244 LMDATP x	74LS244 LMDATP x	MC1489L IOBSER xxxx	74LS161 LMTURN x
F16	E16	D16	C16	B16	A16
74S38 IOBCSR xxxx	[]	74S32 LMRCTL xxxx	74S00 LMTBFC xxxx	74S74 LMMODU xx	EXAR-CL IOBSER x
F15	E15	D15	C15	B15	A15
74S176 IOBINT x	74S260 IOBINT xx	74S112 LMTURN xx	74S00 LMTBFC xxxx	74S04 LMTBFC xxxxxx	[]
F14	E14	D14	C14	B14	A14
TD100 IOBINT x	74S04 IOBADR xxxxxx	74S112 LMTBFC xx	25LS193 LMTBUF x	74 165 LMTBUF x	[]
F13	E13	D13	C13	B13	A13
74S00 IOBINT xxxx	74LS00 IOBINT xxxx	DUMMY LMMYNM x	25LS193 LMTBUF x	74 165 LMTBUF x	2651 IOBSER x
F12	E12	D12	C12	B12	A12
74LS10 IOBINT xxx	74LS02 IOBSER xxxx	P SIP100 LMMYNM x	25LS193 LMTBUF x	TD100 LMDETC x	TD25 LMDETC x
F11	E11	D11	C11	B11	A11
DM8838 IOBINT x	74S08 LMRCTL xxxx	DUMMY LMMYNM x	2147 LMTBUF x	74S08 LMTBFC xxxx	74S288 LMMODU x
F10	E10	D10	C10	B10	A10
DM8136 IOBADR x	TD250 IOBADR x	74 279 LMRCTL xxox	9401 LMTBUF x	74S04 LMDETC xxxxxx	74S112 LMMODU xx
F09	E09	D09	C09	B09	A09

LISPM I/O BOARD

***** CADRIO:IOB UML
DIP MAP *****

18-DEC-80 1052

DM8136 IOBADR x	74S74 IOBADR xx	74S74 LMRCTL xx	74S51 LMTBUF xx	74S02 LMTBFC xxxx	74S374 LMMODU x
F08	E08	D08	C08	B08	A08
DM8837A IOBXCV x	74S37 IOBADR xxxx	74S00 LMRBUF xxxx	9401 LMRBUF x	74LS164 LMRBUF x	74LS164 LMRBUF x
F07	E07	D07	C07	B07	A07
DM8837A IOBXCV x	74S251 LMMYNM x	25LS193 LMRBUF x	74S74 LMRCLK xx	74LS161 LMRCLK x	74S112 LMTCLK xx
F06	E06	D06	C06	B06	A06
74S251 LMMYNM x	74S51 LMRBUF xx	25LS193 LMRBUF x	74S37 LMRBUF xxxx	74LS161 LMRCLK x	EXAR-CL LMTCLK x
F05	E05	D05	C05	B05	A05
74LS161 LMMYNM x	74S00 LMUCON xxxx	25LS193 LMRBUF x	2147 LMRBUF x	TD100 LMDETC x	26S02 LMRCTL xx
F04	E04	D04	C04	B04	A04
74LS161 LMMYNM x	74S00 LMRCTL xxxx	74S04 LMTCLK xxxxxx	TD250 LMRCLK x	74S163 LMTCLK x	DUMMY LMLNDR x
F03	E03	D03	C03	B03	A03
74LS161 LMMYNM x	74S158 LMLNDR x	74S10 LMMODU xxx	74S08 LMBUF xxxx	74S74 LMDETC xx	26LS31 LMLNDR xxxx
F02	E02	D02	C02	B02	A02
74S11 LMMODU xxo	74S174 LMMYNM x	74S287 LMMYNM x	74S74 LMDETC xx	74S04 LMRCLK xxxxxx	26LS33 LMLNDR xxxx
F01	E01	D01	C01	B01	A01

LISPM I/O BOARD CADRIO;IC8 UML 18-DEC-80 1053
***** EDGL CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

LISPM I/O BOARD

CADRIO:IOB UML

18-DEC-80 1053

***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++ Dedicated power) *****

-E-

-F-

-J01-

-J02-

A1 GND	# A1	01 GND	# 01
A2 +5.0V+++++	# A2 +5.0V+++++	02 INTERFERE+	# 02
B1	B1	03 INTERFERE-	
B2 -5.0V	B2 -5.0V	04 GND	# 04
C1 -A12*	C1	05 RCVR.DATA+	# 05
C2 GND-----	# C2 GND-----	06 RCVR.DATA-	# 06
D1 -A17*	D1 -BBSY*	07 GND	# 07
D2 -A15*	D2	08 TRANS.DATA+	# 08
E1 -MSYN*	E1 H SYNC	09 TRANS.DATA-	# 09
E2 -A16*	E2 V SYNC	10 GND	# 10
F1 -A2*	F1 NC	# 11	11
F2 -C1*	F2	12	12
H1 -A1*	H1	13	13
H2 -A0*	H2	14	14
J1 -SSYN*	# J1 -NPR*	15	15
J2 -C0*	J2	16	16
K1 -A14*	K1	17	17
K2 -A13*	K2	18	18
L1 -A11*	L1	19	19
L2	L2	20	20
M1 GND	# M1 -INTR*	21	21
M2	M2	22	22
N1 GND	# N1 NC	23	23
N2 -A8*	N2	24	24
P1 -A10*	P1	25	25
P2 -A7*	P2	26 GND-----	# 26 -----
R1 -A9*	R1	27 GND-----	# 27 -----
R2	R2	28 GND-----	# 28 -----
S1 GND	# S1	29 GND-----	# 29 -----
S2	S2	30 GND-----	# 30 -----
T1 GND-----	# T1 GND-----	31 GND-----	# 31 -----
T2	T2 -SACK*	32 GND-----	# 32 -----
U1 -A6*	U1	33 GND-----	# 33 -----
U2 -A4*	U2	34 GND-----	# 34 -----
V1 -A5*	V1	35 GND-----	# 35 -----
V2 -A3*	V2 POWER LINE ^+	36 -----	# 36 -----
		37	37
		38	38
		39	39
		40	40
		41	41
		42	42
		43	43
		44	44
		45	45
		46	46
		47	47
		48	48
		49	49
		50	50

LISPM I/O BOARD

CADRIO:IOB UML 18-DEC-80 1053
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +--+ Dedicated power) *****

-J03-

-J04-

-J05-

-J06-

[01 H SYNC	[01	[01 GPIO	[01
[02 V SYNC	[02	[02 GPII	[02
[03 FH1	[03	[03 GPI2	[03
[04	[04	[04 GPI3	[04
[05	[05	[05 GPI4	[05
[06	[06	[06 GPI5	[06
[07	[07	[07 GPI6	[07
[08	[08	[08 GPI7	[08
[09	[09	[09 GPI8	[09
[10 AUDIO+ *	[10	[10 GPI9	[10
[11 KBDCLK+ *	[11	[11 GPO0	# [11
[12 KBDIN+ *	[12	[12 GPO1	# [12
[13 *VERB	[13	[13 GPO2	# [13
[14 *VERA	[14	[14 GPO3	# [14
[15 *HORB	[15	[15 GPO4	# [15
[16 *HORA	[16	[16 GPO5	# [16
[17 *HEADSW	[17	[17 GPO6	# [17
[18 *MIDSW	[18	[18 GPO7	# [18
[19 *TAILSW	[19	[19 GPO8	# [19
[20	[20	[20 GPO9	# [20
[21 -----	[21 -----	[21 -----	[21 -----
[22 -----	[22 -----	[22 -----	[22 -----
[23 FH2-----	[23 -----	[23 -----	[23 -----
[24 -----	[24 -----	[24 -----	[24 -----
[25 -----	[25 -----	[25 -----	[25 -----
[26 -----	[26 -----	[26 -----	[26 -----
[27 -----	[27 -----	[27 -----	[27 -----
[28 -----	[28 -----	[28 -----	[28 -----
[29 -----	[29 -----	[29 -----	[29 -----
[30 AUDIO- *	[30 -----	[30 -----	[30 -----
[31 KBDCLK- *	[31 -----	[31 -----	[31 -----
[32 KBDIN- *	[32 -----	[32 -----	[32 -----
[33 GND-----	# [33 -----	[33 -----	[33 -----
[34 GND-----	# [34 -----	[34 -----	[34 -----
[35 GND-----	# [35 -----	[35 -----	[35 -----
[36 GND-----	# [36 -----	[36 -----	[36 -----
[37 GND-----	# [37 -----	[37 -----	[37 -----
[38 GND-----	# [38 -----	[38 -----	[38 -----
[39 GND-----	# [39 -----	[39 -----	[39 -----
[40 -----	[40 -----	[40 -----	[40 -----
		[41 -----	[41 -----
		[42 -----	[42 -----
		[43 -----	[43 -----
		[44 -----	[44 -----
		[45 -----	[45 -----
		[46 -----	[46 -----
		[47 -----	[47 -----
		[48 -----	[48 -----
		[49 -----	[49 -----
		[50 -----	[50 -----

LISPM I/O BOARD

CADRIO:IOB UML

18-DEC-80 1054

***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, ---- Dedicated ground, +++ Dedicated power) *****

-J07-

-J08-

-J09-

-J10-

01 GPIO0	01 GPO0	# 01 EIA DATA OUT	# 01
02 GPIO1	02 GPO1	# 02 EIA DATA IN	# 02
03 GPIO2	03 GPO2	# 03 EIA RTS OUT	# 03
04 GPIO3	04 GPO3	# 04 EIA CTS IN	# 04
05 GPIO4	05 GPO4	# 05 EIA DSR IN	05
06 GPIO5	06 GPO5	# 06 EIA DCD IN	06
07 GPIO6	07 GPO6	# 07 EIA DTR OUT	# 07
08 GPIO7	08 GPO7	# 08	08
09 GPIO8	09 GPO8	# 09	09
10 GPIO9	10 GPO9	# 10	10
11 GPIO10	11 GPO10	# 11	11
12 GPIO11	12 GPO11	# 12	12
13 GPIO12	13 GPO12	# 13	13
14 GPIO13	14 GPO13	# 14	14
15 GPIO14	15 GPO14	# 15	15
16 GPIO15	16 GPO15	# 16	16
17 GPO0	# 17 GPIO0	17	17
18 GPO1	# 18 GPIO1	18	18
19 GPO2	# 19 GPIO2	19	19
20 GPO3	# 20 GPIO3	20	20
21 -----	21 -----	21	21
22 -----	22 -----	22	22
23 -----	23 -----	23	23
24 -----	24 -----	24	24
25 -----	25 -----	25	25
26 -----	26 -----	26 GND-----	# 26 -----
27 -----	27 -----	27 GND-----	# 27 -----
28 -----	28 -----	28	28
29 -----	29 -----	29	29
30 -----	30 -----	30	30
31 -----	31 -----	31	31
32 -----	32 -----	32	32
33 -----	33 -----	33	33
34 -----	34 -----	34	34
35 -----	35 -----	35	35
36 -----	36 -----	36	36
37 -----	37 -----	37	37
38 -----	38 -----	38	38
39 -----	39 -----	39	39
40 -----	40 -----	40	40
-----	-----	41 -----	41 -----
-----	-----	42 -----	42 -----
-----	-----	43 -----	43 -----
-----	-----	44 -----	44 -----
-----	-----	45 -----	45 -----
-----	-----	46 -----	46 -----
-----	-----	47 -----	47 -----
-----	-----	48 -----	48 -----
-----	-----	49 -----	49 -----
-----	-----	50 -----	50 -----

LISPM I/O BOARD

CADRIO:IOB UML


18-DEC-80 1054

***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++ Dedicated power) *****

-J11-


-J12-

01	01
02	02
03	03
04	04
05	05
06	06
07	07
08	08
09	09
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21 -----	21 -----
22 -----	22 -----
23 -----	23 -----
24 -----	24 -----
25 -----	25 -----
26 -----	26 -----
27 -----	27 -----
28 -----	28 -----
29 -----	29 -----
30 -----	30 -----
31 -----	31 -----
32 -----	32 -----
33 -----	33 -----
34 -----	34 -----
35 -----	35 -----
36 -----	36 -----
37 -----	37 -----
38 -----	38 -----
39 -----	39 -----
40 -----	40 -----






8 WAY DECODE 74LS138	
-0	15: NC
-1	14: NC
-2	13: -LOAD INTERVAL
-3	12: -WRITE GPIO
-4	11: -READ TOO LOW
-5	10: -READ TOO HIGH
-6	9: -READ SCL
-7	8: -READ GPIO
-WRITE	3: S3
UBADDR2	2: S2
UBADDR1	1: S1
-SELECT 764120	4: -ENB
GND	5: -ENB
HT3	6: ENB













B21





GPIO10	105-1	GPIO10	107-1	GPIO00	108-1
GPIO11	105-2	GPIO11	107-2	GPIO01	108-2
GPIO12	105-3	GPIO12	107-3	GPIO02	108-3
GPIO13	105-4	GPIO13	107-4	GPIO03	108-4
GPIO14	105-5	GPIO14	107-5	GPIO04	108-5
GPIO15	105-6	GPIO15	107-6	GPIO05	108-6
GPIO16	105-7	GPIO16	107-7	GPIO06	108-7
GPIO17	105-8	GPIO17	107-8	GPIO07	108-8
GPIO18	105-9	GPIO18	107-9	GPIO08	108-9
GPIO19	105-10	GPIO19	107-10	GPIO09	108-10
GPIO00	105-11	GPIO10	107-11	GPIO10	108-11
GPIO01	105-12	GPIO11	107-12	GPIO11	108-12
GPIO02	105-13	GPIO12	107-13	GPIO12	108-13
GPIO03	105-14	GPIO13	107-14	GPIO13	108-14
GPIO04	105-15	GPIO14	107-15	GPIO14	108-15
GPIO05	105-16	GPIO15	107-16	GPIO15	108-16
GPIO06	105-17	GPIO00	107-17	GPIO10	108-17
GPIO07	105-18	GPIO01	107-18	GPIO11	108-18
GPIO08	105-19	GPIO02	107-19	GPIO12	108-19
GPIO09	105-20	GPIO03	107-20	GPIO13	108-20








◀C2▶—GND	◀H2▶—D0*	◀H2▶—A0*	◀A1▶—NPG.IN*
◀F1▶—NC	◀H2▶—D1*	◀H1▶—A1*	◀B1▶—NPG.OUT*
◀N1▶—NC	◀I2▶—D2*	◀E1▶—A2*	◀D2▶—BR7*
◀I1▶—GND	◀I2▶—D3*	◀V2▶—A3*	◀E2▶—BR6*
◀C2▶—GND	◀M2▶—D4*	◀U2▶—A4*	◀F2▶—BR5*
◀F1▶—NC	◀I2▶—D5*	◀V1▶—A5*	◀H2▶—BR4*
◀N1▶—NC	◀V2▶—D6*	◀U1▶—A6*	◀G1▶—INIT*
◀I1▶—GND	◀I2▶—D7*	◀P2▶—A7*	◀K2▶—BG7.IN*
◀F1▶—NC	◀L2▶—D8*	◀H2▶—A8*	◀L2▶—BG7.OUT*
◀N1▶—NC	◀K2▶—D9*	◀H1▶—A9*	◀M2▶—BG6.IN*
◀I1▶—GND	◀L2▶—D10*	◀P1▶—A10*	◀N2▶—BG6.OUT*
◀B2▶—5V	◀H1▶—D11*	◀L1▶—A11*	◀P2▶—BG5.IN*
◀B2▶—5V	◀H2▶—D12*	◀G1▶—A12*	◀R2▶—BG5.OUT*
◀B2▶—5V	◀G2▶—D13*	◀K2▶—A13*	◀S2▶—BG4.IN*
◀B2▶—5V	◀G2▶—D14*	◀K1▶—A14*	◀T2▶—BG4.OUT*
◀A2▶—+5V	◀H2▶—D15*	◀E2▶—A15*	◀D1▶—BBSY*
◀A2▶—+5V		◀E2▶—A16*	◀J1▶—NPR*
◀A2▶—+5V	◀E1▶—MSYN*	◀H1▶—A17*	◀M1▶—INTR*
◀A2▶—+5V	◀I1▶—SSYN*		◀T1▶—SACK*
	◀I2▶—CO*		
	◀E2▶—C1*	◀F1▶—BOOT*	



:764000-764177



UBADDR6 3:

S3

UBADDR5 2:

S2

UBADDR4 1:

S1

BOARD.SELECT L 4:

-ENB

GND 5:

-ENB

-RESET 6:

ENB

-SELECT.764140 —————— SELECT.CHAOS

E20

UNIBUS.C1 —————— READ

-READ 9: 74S04 8: READ

E13




BOARD.SELECT 11: S04 10: BOARD.SELECT L



E13











S37 E07 3: DRIVE.UNIBUS L


E13

:This looks useless but
:causes the initiate-transmit
:read-my-# kludge to win









GND	↔ J01-1	↔ J01-26	GND
INTERFERE+	↔ J01-2	↔ J01-27	GND
INTERFERE-	↔ J01-3	↔ J01-28	GND
GND	↔ J01-4	↔ J01-29	GND
RCVR.DATA+	↔ J01-5	↔ J01-30	GND
RCVR.DATA-	↔ J01-6	↔ J01-31	GND
GND	↔ J01-7	↔ J01-32	GND
TRANS.DATA+	↔ J01-8	↔ J01-33	GND
TRANS.DATA-	↔ J01-9	↔ J01-34	GND
GND	↔ J01-10	↔ J01-35	GND

Console Cable




;DECOMMET J3-23,30,31,32
;THEN USE TWISTED-PAIR WIRING

◀J3-10 → AUDI0+ *
 ◀J3-30 → AUDI0- *
 ◀J3-11 → KBDCLK+ *
 ◀J3-13 → KBDCLK- *
 ◀J3-12 → KBDIN+ *
 ◀J3-32 → KBDIN- *





```









graph LR
    J1[H-J1] --- HSync[ ]
    J1 --- J2[ ]
    J2 --- Sync[; SYNC'S ARE MACHINE WIRED]
    J2 --- J3[ ]
    J3 --- VSync[V-SYNC]
    J3 --- J4[ ]
    J4 --- FH1[FH1]
    J4 --- J5[ ]
    J5 --- MECLVideoP[MECL VIDEO+]
    J5 --- J6[ ]
    J6 --- MECLVideoM[MECL VIDEO-]
    J6 --- Remote[CHAR REMOTE M]
  
```

Circuit diagram showing the connection of KBDIN (pin 10) and FIRST BIT (pin 9) to the 74LS32 chip. The output of the 74LS32 is connected to the KBD SR II register.









KBDIN GOES LOW TO START











*VERB → J03-13
 *VERA → J03-14
 *HORB → J03-15
 *HORA → J03-16
 *HEADSW → J03-17
 *MIDSW → J03-18
 *TAILSW → J03-19
 GND → J03-33
 GND → J03-34
 GND → J03-35
 GND → J03-36
 GND → J03-37
 GND → J03-38
 GND → J03-39












NPG.IN* — NPG.OUT*
BG7.IN* — BG7.OUT*
BG6.IN* — BG6.OUT*
BG5.IN* — BG5.OUT*
BG4.IN* — BG4.OUT*
BG.OUT* — BG5.OUT*
-BR* — BR5*


390 Ohm, 1/4W
GND — 15 — 2(10) — BG.IN*

F0682







;=26LS32




A01













A02





E02








A0382

























"My Turn" Counter



;DEFAULT IS MYTURN.MOD 2+7 OR 64 USECS





LISP Machine TV Board

CADRTV; LMTV4B UML
***** DIP MAP *****

07-DEC-80 2352

26S10 XBDATA x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F30	E30	D30	C30	B30	A30
26S10 XBDATA x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F29	E29	D29	C29	B29	A29
26S10 XBDATA x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F28	E28	D28	C28	B28	A28
26S10 XBDATA x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F27	E27	D27	C27	B27	A27
26S10 XBDATA x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F26	E26	D26	C26	B26	A26
26S10 XBDATA x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F25	E25	D25	C25	B25	A25
26S10 XBDATA x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F24	E24	D24	C24	B24	A24
26S10 XBDATA x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F23	E23	D23	C23	B23	A23
26LS2521 XBADR x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F22	E22	D22	C22	B22	A22
26LS2521 XBADR x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F21	E21	D21	C21	B21	A21
26LS2521 XBADR x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F20	E20	D20	C20	B20	A20

LISP Machine TV Board CADRTV;LMTV4B UML 07-DEC-80 2353
***** DIP MAP *****

25LS2521 XBADR x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F19	E19	D19	C19	B19	A19
74LS240 XBADR x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F18	E18	D18	C18	B18	A18
74LS240 XBADR x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F17	E17	D17	C17	B17	A17
74LS240 XBADR x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F16	E16	D16	C16	B16	A16
26S10 XBDATA x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
F15	E15	D15	C15	B15	A15
26S10 XBDATA x	74LS74 XBCTL xx	898-3-R2 RAMBUF x	898-3-R2 RAMBUF x	898-3-R2 RAMBUF x	898-3-R2 RAMBUF x
F14	E14	D14	C14	B14	A14
74S138 XBCTL x	74S00 XBCTL xxxx	74LS244 COLOR x	74S37 RAMCAS xxxx	898-3-R2 RAMCAS x	74S241 RAMBUF x
F13	E13	D13	C13	B13	A13
25LS2519 XBCTL x	74S374 XBCTL x	74S00 SYNCLK xxxx	25LS2539 RAMCAS xx	74S253 RAMADR x	74S253 RAMADR x
F12	E12	D12	C12	B12	A12
74LS244 COLOR x	74S32 COLOR xxx0	TD100 RAMCAS x	74S37 SYNCLK xxxx	74S253 RAMADR x	74S253 RAMADR x
F11	E11	D11	C11	B11	A11
74S04 XBDATA xxxxxx	74S139 XBCTL xx	74S08 SYNCLK xxxx	74LS163 TVMA x	74LS569 RAMADR x	74LS569 RAMADR x
F10	E10	D10	C10	B10	A10
74S257 COLOR x	74S241 COLOR x	74S37 SYNCLK xxxx	74LS163 TVMA x	74LS163 TVMA x	74LS163 TVMA x
F09	E09	D09	C09	B09	A09

LISP Machine TV Board

CADRTV;LMTV4B UML
***** DIP MAP *****

07-DEC-80 2353

10105 ECLCLK 00x	74128 ECLVID xx00	74S04 RAMADR xxxxx	EXAR-CL ECLCLK	x	74S283 TVINC	x	74S283 TVINC	x	
F08	E08	D08	C08		B08		A08		
10124 ECLCLK x	10124 ECLVID x	74S374 SYNCLK	x	74LS377 SYNADR	x	74LS377 SYNADR	x	74LS273 TVINC	x
F07	E07	D07	C07		B07		A07		
10124 ECLVID x	10124 ECLVID x	74S288 SYNCLK	x	74LS569 SYNADR	x	74LS569 SYNADR	x	74LS569 SYNADR	x
F06	E06	D06	C06		B06		A06		
DUAL-SIP ECLSIDP x	DUAL-SIP ECLSIDP x	74LS244 SYNRAM	x	74S472 SYNRAM	x	74LS374 SYNADR	x	74LS374 SYNADR	x
F05	E05	D05	C05		B05		A05		
10102 ECLVID xxxx	10141 ECLVID x	74S51 TVMA	xx	25LS2539 SYNREG	xx	2147 SYNRAM	x	2147 SYNRAM	x
F04	E04	D04	C04		B04		A04		
10212 ECLVID xo	10141 ECLVID x	74S04 TVMA	xxxxx	74S374 SYNREG	x	2147 SYNRAM	x	2147 SYNRAM	x
F03	E03	D03	C03		B03		A03		
10136 ECLCLK x	10125 ECLCLK x	74LS175 SYNREG	x	74LS669 SYNREG	x	2147 SYNRAM	x	2147 SYNRAM	x
F02	E02	D02	C02		B02		A02		
10121 ECLVID x	DUAL-SIP ECLSIDP x	74S10 SYNREG	xxx	74LS669 SYNREG	x	2147 SYNRAM	x	2147 SYNRAM	x
F01	E01	D01	C01		B01		A01		

LISP Machine TV Board CADRTV:LMTV4B UML 07-DEC-80 2353
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

LISP Machine TV Board CADRTV:LMTV4B UML 07-DEC-80 2353
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

-E-

-F-

-J01-

-J02-

A1	A1	01	01
A2 +5.0V+++++-----	A2 +5.0V+++++-----	02	02
B1	B1	03	03
B2	B2	04	04
C1	C1	05	05
C2 DEVADR 17-----	C2 DEVADR 17-----	06	06
D1	D1 COMP VIDEO OUT	07	07
D2	D2	08	08
E1	E1 -BLANKING (FUDGED) H	# 09	09
E2	E2 TTL VIDEO DRIVE	# 10	10
F1 DEVADR 17	F1 DEVADR 17	11	11
F2		12	12
H1 COLOR VALUE 0	H1 MECL VIDEO OUT	# 13	13
H2	H2	14	14
J1 COLOR VALUE 1	J1 -MECL VIDEO OUT H	# 15	15
J2	J2	16	16
K1 COLOR VALUE 2	K1 COLOR 0	# 17	17
K2	K2	18	18
L1 COLOR VALUE 3	L1 COLOR 1	# 19	19
L2		20	20
M1 COLOR VALUE 4	M1 COLOR 2	# 21	21
M2		22	22
N1 DEVADR 17	N1 DEVADR 17	23	23
N2		24	24
P1 COLOR VALUE 5	P1 COLOR 3	# 25	25
P2		26	26
R1 COLOR VALUE 6	R1 COLOR 4	# 27	27
R2		28	28
S1 COLOR VALUE 7	S1 COLOR 5	# 29	29
S2		30	30
T1 DEVADR 17-----	T1 DEVADR 17-----	31	31
T2		32	32
U1 HSYNC OUT	U1 COLOR 6	# 33	33
U2		34	34
V1 VSYNC OUT	V1 COLOR 7	# 35	35
V2		36	36
		37	37
		38	38
		39	39
		40	40
		41	41
		42	42
		43	43
		44	44
		45	45
		46	46
		47	47
		48	48
		49	49
		50	50

LISP Machine TV Board CADRTV:LMTV4B UML 07-DEC-80 2354
 ***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

-J03-

-J04-

-J05-

-J06-

01	01	01	01
02	02	02	02
03	03	03	03
04	04	04	04
05	05	05	05
06	06	06	06
07	07	07	07
08	08	08	08
09	09	09	09
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
		41	41
		42	42
		43	43
		44	44
		45	45
		46	46
		47	47
		48	48
		49	49
		50	50

LISP Machine TV Board CADRTV:LMTV4B UML 07-DEC-80 2354
 ***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

-J07-

-J08-


-J09-

-J10-

01	01	01	01
02	02	02	02
03	03	03	03
04	04	04	04
05	05	05	05
06	06	06	06
07	07	07	07
08	08	08	08
09	09	09	09
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
		41	41
		42	
		43	43
		44	
		45	45
		46	
		47	47
		48	
		49	49
		50	

LISP Machine TV Board CADRTV:LMTV4B UML 07-DEC-80 2354
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, ---- Dedicated ground, +*** Dedicated power) *****
-J11- -J12-

01	01
02	02
03	03
04	04
05	05
06	06
07	07
08	08
09	09
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40



F0702	E0602	E0502	E0402	E0302	E0202	E0102
GND — 1+ .1 uF 2(19) 5.2V						

-5.2V — 1 BUSBAR 2(20)VCC E0701	-5.2V — 1 BUSBAR 2(20)VCC E0601	-5.2V — 1 BUSBAR 2(20)VCC E0501	-5.2V — 1 BUSBAR 2(20)VCC E0401	-5.2V — 1 BUSBAR 2(20)VCC E0301	-5.2V — 1 BUSBAR 2(20)VCC E0201	-5.2V — 1 BUSBAR 2(20)VCC E0101
------------------------------------	------------------------------------	------------------------------------	------------------------------------	------------------------------------	------------------------------------	------------------------------------

F0702	F0602	F0502	F0402	F0302	F0202	F0102
GND — 1+ .1 uF 2(19) 5.2V						

-5.2V — 1 BUSBAR 2(20)VCC F0701	-5.2V — 1 BUSBAR 2(20)VCC F0601	-5.2V — 1 BUSBAR 2(20)VCC F0501	-5.2V — 1 BUSBAR 2(20)VCC F0401	-5.2V — 1 BUSBAR 2(20)VCC F0301	-5.2V — 1 BUSBAR 2(20)VCC F0201	-5.2V — 1 BUSBAR 2(20)VCC F0101
------------------------------------	------------------------------------	------------------------------------	------------------------------------	------------------------------------	------------------------------------	------------------------------------

F0802
GND — 1+ .1 uF 2(19) 5.2V






SHOULD BE USING
GROUND CLIPS ON PIN 2






-5.2V — 1 BUSBAR 2(20)VCC
F0801

\triangleleft EB2>VEE ————— 5.2V


\triangleleft EB2>VEE ————— 5.2V

USE .1uF DIP CAPS NEXT TO EVERY OTHER MEMORY CHIP







NOTE: Install with pin 1 down



NOTE: Install with pin 1 down



NOTE: Install with pin 1 down








INSTALL 121 OHM SIDE OF SIP CONNECTED TO PIN 10

THE "NC" SIP PINS SHOULD MEASURE -2 VOLTS

CLOCK MODE



10 MHZ, MODE



00 64 CPT
01 32 M4408
(OR 16 MHZ COLOR)
10 12 525 LINE
11 12 COLOR










GND —— SHF IN 0
GND —— SHF IN 1
GND —— SHF IN 2
GND —— SHF IN 3
GND —— SHF IN 4
GND —— SHF IN 5
GND —— SHF IN 6
GND —— SHF IN 7



MAPADR 15 —— MAPADR BANK
ADR 15 —— ADR BANK SEL
ADR 14 —— RAM ADR IN 13
ADR 13 —— RAM ADR IN 12
ADR 12 —— RAM ADR IN 11
ADR 11 —— RAM ADR IN 10
ADR 10 —— RAM ADR IN 9
ADR 9 —— RAM ADR IN 8
ADR 8 —— RAM ADR IN 7
ADR 7 —— RAM ADR IN 6
ADR 6 —— RAM ADR IN 5
ADR 5 —— RAM ADR IN 4
ADR 4 —— RAM ADR IN 3
ADR 3 —— RAM ADR IN 2
ADR 2 —— RAM ADR IN 1
ADR 1 —— RAM ADR IN 0





































ON CADRTV:NXBCTL

SYNC PROM

4 CLK0
5 CLK0 65B SR
7 CLK0 RAS
7 ---

32X8
TRI PROM
74S288

07	9:	NC
06	7:	SYNC PROM 6
05	6:	SYNC PROM 5
04	5:	SYNC PROM 4
03	4:	
02	3:	
01	2:	
00	1:	
CLOCK MODE 14:	A4	
CLOCK MODE 013:	A3	
CLOCK CNT2 12:	A2	
CLOCK CNT1 11:	A1	
CLOCK CNT0 10:	A0	
GND 15:	-CE	
	D06	

LMTV48 OR LMTV88

0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |

CLK0

CLK0 RPT







CLK0 64B/LOAD 8B 8X | 4X | 8X | 2/4X | 8X | 4X | 8X |

CLK0 RAS



74S3/4
OCT REG

RQ TO	3	0	2	RQ TO DLYD
BLANK T2	4	1	5	BLANK T3
BLANK T1	7	2	6	BLANK T2
BLANKING	8	3	9	BLANK T1
	13	4	12	CLK0 RPT
	14	5	15	CLOCK CNT2
	17	6	16	CLOCK CNT1
	18	7	19	CLOCK CNT0
16 MHZ CLK L	11	CLK↑		
GND	1	-OENB		
	D07			

TBP 18S030N






CLK 7 DELAYED FROM CLK0
ALLOW FOR HOLD TIME OF 74S299




CLOCK MODE










10 MHZ, MODE

00 64 CPT
01 32 M4408
(OR 16 MHZ COLOR)
10 12 525 LINE
11 12 COLOR





TBP 18S42N











SYNC PROGRAM

- 0 HORIZONTAL SYNC
- 1 VERTICAL SYNC
- 2 --
- 3 BLANKING
- 4,5 0 PROCESSOR CYCLE
- 1 REFRESH
- 2 DISPLAY
- 3 NEW LINE
- 6,7 0 --
- 1 START OF FRAME
- 2 END OF LINE
- 3 END OF FRAME












17 000 000 to
17 077 777

HI1 — MAPADR 21
HI1 — MAPADR 20
HI1 — MAPADR 19
HI1 — MAPADR 18
GND — MAPADR 17
GND — MAPADR 16
GND — MAPADR 15

CONTROL ADDRESS
17 377 760




HI1 — DEVADR 21
HI1 — DEVADR 20
HI1 — DEVADR 19
HI1 — DEVADR 18
GND — DEVADR 17
HI1 — DEVADR 16
HI1 — DEVADR 15
HI1 — DEVADR 14
HI1 — DEVADR 13
HI1 — DEVADR 12
HI1 — DEVADR 11
HI1 — DEVADR 10
HI1 — DEVADR 9
HI1 — DEVADR 8
HI1 — DEVADR 7
HI1 — DEVADR 6
HI1 — DEVADR 5
HI1 — DEVADR 4
GND — DEVADR 3























WRITE L → READ



WRITE → Q READ L































CMD	OPERATION
00	READ
10	READ COMPARE
11	WRITE
02	READ ALL
13	WRITE ALL
04	SEEK
05	AT EASE
1005	RECALIBRATE
405	FAULT CLEAR
06	OFFSET CLEAR
16	STOP, RESET










GROUND



TO DISK MUX BOARD

- DE2 → XINIT
- DE2 → SEL UNIT ATTENTION
- DE2 → ANY ATTENTION
- DH2 → UNIT 0 ATTENTION
- DN2 → LOAD DATA
- DK2 → NC
- DN2 → NO SELECT
- DM2 → MULTIPLE SELECT
- DR2 → WRITE DATA
- DP2 → WRITE GATE
- DR2 → DISK.CLK↑
- DS2 → READ DATA
- DI2 → BLOCK.CLK↑
- DU2 → BLOCK.CTR0
- DV2 → BLOCK.CTR1
- DU2 → BLOCK.CTR2
- EE2 → BLOCK.CTR3
- EE2 → BLOCK.CTR4
- EH2 → BLOCK.CTR5
- EJ2 → BLOCK.CTR6
- EK2 → BLOCK.CTR7
- EL2 → XB128
- EM2 → XB129
- EN2 → XB130
- EP2 → UNIT0
- ER2 → UNIT1
- ES2 → UNIT2
- ET2 → CYLINDER TAG L
- EU2 → HEAD TAG L











JUMPERS FOR 1-BOARD VERSION:








DE2 - DF2 - DH2
DN1 - DM2
ET1 - EP2 - ER2 - ES2

OMITTED DIPS IN 2-BOARD VERSION:


A7 A8 A9
A10 B7 B8

BE CERTAIN TO EDIT THE
RAY FILE FOR UNDEDICATED
GROUND PINS ON J1, J3







WHEN READING, HAS ONE LESS THAN THE NUMBER OF
VALID BITS ALREADY CLOCKED IN.
WHEN WRITING, HAS THE NUMBER OF
BITS ALREADY CLOCKED OUT.



:NOTE SYNCHRONOUS CLEAR



B26 : ECC FIELD SIZE IS 42987.
BITS = 123753'

:DISABLE WHEN READ-ALL/WRITE-ALL

HT5 1:
HT5 2:
HT5 3:
HT5 4:
POSC12 5:
POSC11 6:
POSC10 7:
POSC9 8:
POSC10 9:
POSC11 10:
POSC12 11:
POSC13 12:
POSC15 13:
POSC14 14:
POSC4 15:

A29

74LS244
TS BUS DVR


POSC7	2	18	XBO7
POSC6	4	16	XBO6
POSC5	5	14	XBO5
POSC4	8	12	XBO4
POSC10	7	-AENB	
POSC8	11	9	XBO3
POSC7	12	7	XBO2
POSC6	13	5	XBO1
POSC5	14	3	XBO0
POSC0	17	19	-BENB


READ ECC L


74LS244
TS BUS DVR


POSC15	2	18	XBO15
POSC14	4	16	XBO14
POSC13	6	14	XBO13
POSC12	8	12	XBO12
POSC11	11	9	XBO11
POSC10	13	7	XBO10
POSC9	15	5	XBO9
POSC8	17	3	XBO8
POSC0	19	19	-BENB






READ ECC L













J03-10 VCC
 J03-20 VCC
 J03-3 GND
 CLR BC L
 J03-29 TRIDENT.O.COMPSECIDX/
 J03-8 GND SECTOR+
 J03-28 TRIDENT.O.ATTENTION/
 J03-7 GND
 J03-27 TRIDENT.O.SELECTED/
 J03-6 GND
 J03-26 TRIDENT.O.SEQUENCE/
 J03-5 GND
 J03-25 TRIDENT.O.SELECT/
 J03-4 GND
 J03-24 TRIDENT.O.DATA.P
 J03-3 GND
 J03-23 TRIDENT.O.DATA.M
 J03-2 GND
 J03-22 TRIDENT.O.CLOCK.P
 J03-1 GND
 J03-21 TRIDENT.O.CLOCK.M

J3. remove dedicated grounds 21-30
 Delete pins 11 and 31





CLEAR BLOCK CTR
 CLR BC L
 SECTOR+
 SECTOR PULSE INDEX PULSE

:Set sector length jumpers
 :drive to 1410 (octal)
 :which is 1164. bytes.




:ADDITIONAL PARTS ARE ON "DCTRSG"

GND ————— TYPE1
 GND ————— TYPE0
 :Trident is type 0




-5V 2(19) 1+ GND
 1 uF
 A1082

75107 B DIFF RCVR




A10











75110 DIFF DRIVER













A08


J01-70 TRIDENT.SECTOR/
 J01-45 TRIDENT.END.OF.CYL/
 J01-19 TRIDENT.ADDR.MK.DET/
 J01-44 TRIDENT.OFFSET/
 J01-18 VCC
 J01-43 TRIDENT.INDEX/
 J01-17 VCC
 J01-42 TRIDENT.READY/
 J01-16 GND
 J01-41 TRIDENT.READ.ONLY/
 J01-15 GND
 J01-40 TRIDENT.DEVICE.CHECK/
 J01-14 GND
 J01-39 TRIDENT.ON.LINE/
 J01-13 GND
 J01-39 TRIDENT.SEEK.INC/
 J01-12 GND
 J01-37 TRIDENT.SPARE/
 J01-11 GND
 J01-36 TRIDENT.BUS9/
 J01-10 GND
 J01-35 TRIDENT.BUS8/
 J01-9 GND
 J01-34 TRIDENT.BUS7/
 J01-8 GND
 J01-33 TRIDENT.BUS6/
 J01-7 GND
 J01-32 TRIDENT.BUS5/
 J01-6 GND
 J01-31 TRIDENT.BUS4/
 J01-5 GND
 J01-30 TRIDENT.BUS3/
 J01-4 GND
 J01-29 TRIDENT.BUS2/
 J01-3 TRIDENT.TER.IN/
 J01-28 TRIDENT.BUS1/
 J01-2 TRIDENT.CONTROL.TAG/
 J01-27 TRIDENT.BUS0/
 J01-1 TRIDENT.CYL.TAG/
 J01-26 TRIDENT.HEAD.TAG/
 :J1, remove dedicated gnd's 26-45
 :Delete pins 21 and 46

















F25




F26




F27




E28




F28





E29



F29



F30



AC2	GND	HE2	-XBUS.PAR	HF2	-XADDR.PAR	IP2	-XBUS.RQ
AF1	GND	HJ1	-XBUS0	HV1	-XADDR0	IE2	-XBUS.ACK
AM1	GND	HJ2	-XBUS1	HV2	-XADDR1	IF2	-XBUS.WR
AL1	GND	HJ3	-XBUS2	HU1	-XADDR2	HZ2	-XBUS.IGNPAR
BC2	GND	HJ4	-XBUS3	HU2	-XADDR3	JZ2	-XBUS.INIT
BF1	GND	HJ5	-XBUS4	HU3	-XADDR4	KZ2	-XBUS.EXTRQ
BH1	GND	HJ6	-XBUS5	HU4	-XADDR5	LZ2	-XBUS.BUSY
BL1	GND	HV6	-XBUS6	HU5	-XADDR6	MZ2	-XBUS.SYNC
CL2	GND	HV7	-XBUS7	HU6	-XADDR7	PZ2	-XBUSINTR
EF1	GND	HV8	-XBUS8	HU7	-XADDR8	HJH	-XBUSEXTGRANTIN
EM1	GND	HV9	-XBUS9	HU8	-XADDR9	JJ1	-XBUSEXTGRANTOUT
EL1	GND	HV10	-XBUS10	HU9	-XADDR10	KK1	-XBUSPOWEROK
LL2	GND	HV11	-XBUS11	HU10	-XADDR11		
LF1	GND	HV12	-XBUS12	HU11	-XADDR12		
LN1	GND	HV13	-XBUS13	HU12	-XADDR13		
LI1	GND	HV14	-XBUS14	HU13	-XADDR14		
DP1	+12V	HV15	-XBUS15	HU14	-XADDR15		
DR1	+12V	HV16	-XBUS16	HU15	-XADDR16		
DS1	+12V	HV17	-XBUS17	HU16	-XADDR17		
		HV18	-XBUS18	HU17	-XADDR18		
		HV19	-XBUS19	HU18	-XADDR19		
		HV20	-XBUS20	HU19	-XADDR20		
		HV21	-XBUS21	HU20	-XADDR21		
AE2	-5V	AK2	-XBUS22				
BE2	-5V	AK1	-XBUS23				
EE2	-5V	AJ2	-XBUS24				
HE2	-5V	AJ1	-XBUS25	C1	-XBUS36		
EE2	-5V	AH2	-XBUS26	C1	-XBUS37		
CE2	-5V	AH1	-XBUS27	C1	-XBUS38		
CE2	-5V	AL2	-XBUS28	C1	-XBUS39		
AA2	+5V	AL1	-XBUS29	C1	-XBUS40		
HA2	+5V	D1	-XBUS30	C1	-XBUS41		
AA2	+5V	D2	-XBUS31				
AA2	+5V	AD1	-XBUS32				
AA2	+5V	AC1	-XBUS33				
AA2	+5V	AB1	-XBUS34				
AA2	+5V	AA1	-XBUS35				

AC2	GND	EE2	XBUS.PAR	ED2	XADDR.PAR	DZ	XBUS.RQ
AT1	GND	EB1	XBUS0	EV2	XADDR0	E2	XBUS.ACK
AN1	GND	BD2	XBUS1	BT1	XADDR1	CZ	XBUS.WR
AI1	GND	DD1	XBUS2	BL2	XADDR2	CH2	XBUS.IGNPAR
HC2	GND	BC1	XBUS3	BJ1	XADDR3	CJ2	XBUS.TINIT
EF1	GND	BB1	XBUS4	BL1	XADDR4	CK2	XBUS.EXTHQ
HN1	GND	BT2	XBUS5	BS2	XADDR5	CL2	XBUS.BUSY
IL1	GND	AV2	XBUS6	BS1	XADDR6	CM2	XBUS.SYNC
CC2	GND	AV1	XBUS7	BR2	XADDR7	CP2	XBUSINTR
EF1	GND	AU2	XBUS8	BR1	XADDR8	CH1	XBUSEXTGRANTIN
CN1	GND	AU1	XBUS9	BP2	XADDR9	AJ1	XBUSEXTGRANTOUT
CL1	GND	AJ2	XBUS10	BF1	XADDR10	CK1	XBUSPOWEROK
DN2	GND	AS2	XBUS11	BN2	XADDR11		
EF1	GND	AS1	XBUS12	BA2	XADDR12		
CN1	GND	BR2	XBUS13	BM1	XADDR13		
CL1	GND	BR1	XBUS14	BL2	XADDR14		
DP1	+12V	AF2	XBUS15	BL1	XADDR15		
DR1	+12V	AP1	XBUS16	BK2	XADDR16		
DS1	+12V	AN2	XBUS17	BK1	XADDR17		
		AM2	XBUS18	BJ2	XADDR18		
		AV1	XBUS19	JJ1	XADDR19		
		AI2	XBUS20	HH2	XADDR20		
		AL1	XBUS21	CH1	XADDR21		
		AK2	XBUS22				
		AK1	XBUS23				
		AJ2	XBUS24				
		AJ1	XBUS25	M1	XBUS36		
		AH2	XBUS26	LL1	XBUS37		
		AH1	XBUS27	FE1	XBUS38		
		AE2	XBUS28	DL1	XBUS39		
		AE1	XBUS29	CC1	XBUS40		
		ET1	XBUS30	BB1	XBUS41		
		AD2	XBUS31				
		AD1	XBUS32				
		AC1	XBUS33				
		AB1	XBUS34				
		AA1	XBUS35				

LISP Machine Disk Controller CADRDC:DC UML
***** DIP MAP *****

10-DEC-80 1753

26S10 DCXBUS x	74S260 DCECC xx	74LS273 DCECC x	74LS374 DCECC x	74S163 DCPOSC x	74S240 DCSTS x
F30	E30	D30	C30	B30	A30
26S10 DCXBUS x	26S10 DCXBUS x	74LS273 DCECC x	74LS374 DCECC x	74S163 DCPOSC x	74S133 DCPOSC x
F29	E29	D29	C29	B29	A29
26S10 DCXBUS x	26S10 DCXBUS x	74LS273 DCECC x	74S260 DCECC xx	74S163 DCPOSC x	74LS00 DCCMD xxxx
F28	E28	D28	C28	B28	A28
26S10 DCXBUS x	74LS86 DCECC xxxx	74LS273 DCECC x	74S133 DCECC x	74S163 DCPOSC x	74LS153 DCHDCM x
F27	E27	D27	C27	B27	A27
26S10 DCXBUS x	74LS374 DCCCW x	74LS374 DCCLP x	74S260 DCPOSC xx	74S133 DCPOSC x	74LS153 DCHDCM x
F26	E26	D26	C26	B26	A26
26S10 DCXBUS x	74LS374 DCCCW x	74LS569 DCCLP x	74LS374 DCCLP x	74LS244 DCPOSC x	74LS153 DCHDCM x
F25	E25	D25	C25	B25	A25
26S10 DCXBSA x	26S10 DCXBSA x	74LS273 DCSTS x	74LS374 DCCLP x	74LS244 DCPOSC x	74LS153 DCHDCM x
F24	E24	D24	C24	B24	A24
26S10 DCXBSA x	26S10 DCXBSA x	74LS569 DCCLP x	74LS04 DCCLP xxxxxx	74LS374 DCCLP x	25LS2536 DCHDCM x
F23	E23	D23	C23	B23	A23
26S10 DCXBSA x	74LS569 DCCCW x	74LS569 DCCLP x	25LS2521 DCHDCM x	74LS193 DCDA x	-----
F22	E22	D22	C22	B22	A22
26S10 DCXBSA x	74LS569 DCCCW x	74LS569 DCCLP x	74LS175 DCCMD x	74LS193 DCDA x	74LS193 DCDA x
F21	E21	D21	C21	B21	A21
26S10 DCPAR x	74LS74 DCCCW xx	9S42 DLUC xx	TD250 DCCHAN x	74LS244 DCDA x	74LS193 DCDA x
F20	E20	D20	C20	B20	A20

LISP Machine Disk Controller CADRDC:DC UML
 ***** DIP MAP ***** 10-DEC-80 1754

26S10 DCCCHAN x	TD100 DCCCHAN x	74S04 DCXBSA xxxxxx	74LS10 DCCMD xxx	74LS244 DCDA x	74LS193 DCDA x
F19	E19	D19	C19	B19	A19
26S10 DCCCHAN x	74S11 DCCCHAN xxx	74LS00 DCUC xxxx	74S51 DCCLK xx	74LS244 DCDA x	74LS193 DCDA x
F18	E18	D18	C18	B18	A18
9S42 DCCCHAN xx	74S74 DCCCHAN xx	74S08 DCUC xxxx	74S37 DCCLK xxxx	74LS244 DCDA x	74LS193 DCDA x
F17	E17	D17	C17	B17	A17
74LS74 DCCLK xx	74S02 DCREG xxxx	74LS08 DCUC xxxx	74LS32 DCCMD xxxx	74LS02 DCCLP xxxx	74LS86 DCSH xxxx
F16	E16	D16	C16	B16	A16
93S48 DCPAR x	74S133 DCREG x	74LS74 DCCLK xx	74LS08 DCRBUF xxxx	74LS21 DCBUSY xo	74LS244 DCSTS x
F15	E15	D15	C15	B15	A15
93S48 DCPAR x	25LS2521 DCREG x	74LS08 DCSH xxxx	74LS74 DCCLK xx	74S74 DCBUSY xx	74LS244 DCSTS x
F14	E14	D14	C14	B14	A14
93S48 DCPAR x	TD250 DCREG x	74LS138 DCUC x	74S74 DCCLK xx	74S260 DCBUSY xx	74LS244 DCSTS x
F13	E13	D13	C13	B13	A13
93S48 DCPAR x	74S138 DCREG x	74LS153 DCUC x	74LS273 DCSTS x	74LS279 DCSTS x	74LS244 DCSTS x
F12	E12	D12	C12	B12	A12
93S48 DCPAR x	74LS02 DCREG xxxx	74LS86 DCPAR xxxx	25LS2521 DCHDCM x	74LS32 DCSH xxxx	74S151 DCUC x
F11	E11	D11	C11	B11	A11
74LS374 DCRBUF x	67401 DCRBUF x	74S299 DCSH x	74LS273 DCCMD x	74S74 DCSH xx	75107 DCTRID xx
F10	E10	D10	C10	B10	A10
74LS374 DCRBUF x	67401 DCRBUF x	74LS11 DCCCW xxx	74LS244 DCDBUS x	26S02 DCTMOT xx	DUMMY DCTRID x
F09	E09	D09	C09	B09	A09

LISP Machine Disk Controller CADRDC:DC UML
***** DIP MAP *****

10-DEC-80 1758

74LS374 DCRBUF x	74LS175 DCRBUF x	74LS273 DCUI x	74LS244 DCDBUS x	74LS569 DCTRID x	75110 DCTRID x
F08	E08	D08	C08	B08	A08
74LS374 DCRBUF x	TD100 DCRBUF x	74LS273 DCUI x	74LS244 DCDBUS x	74LS569 DCTRID x	74LS14 DCTRID xxxxx0
F07	E07	D07	C07	B07	A07
74LS374 DCWBUF x	74LS21 DCRBUF xx	74LS273 DCUI x	74LS157 DCDBUS x	74LS74 DCBUSY xo	SIP330-1 DCTRSG x
F06	E06	D06	C06	B06	A06
74LS374 DCWBUF x	74LS08 DCSH xxxx	74S472 DCUI x	74LS04 DCDBUS xxxxxx	75452 DCTRSG xx	DUMMY DCTRSG x
F05	E05	D05	C05	B05	A05
74LS374 DCWBUF x	74LS00 DCSH xxox	74S472 DCUI x	DUMMY DCTMOT x	74LS124 DCTMOT xx	74LS14 DCTRSG xxxxxx
F04	E04	D04	C04	B04	A04
74LS374 DCWBUF x	74LS175 DCWBUF x	74S472 DCUI x	74_393 DCTMOT xx	75452 DCTRSG xx	DUMMY DCTRSG x
F03	E03	D03	C03	B03	A03
67401 DCWBUF x	74LS74 DCRBUF xx	----- -----	74LS569 DCUC x	SIP100-8 DCTRSG x	75452 DCTRSG xx
F02	E02	D02	C02	B02	A02
67401 DCWBUF x	TD100 DCWBUF x	74S299 DCSH x	74LS569 DCUC x	75452 DCTRSG xx	SIP100-8 DCTRSG x
F01	E01	D01	C01	B01	A01

LISP Machine Disk Controller CADRDC:DC UML 10-DEC-80 1759
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

LISP Machine Disk Controller CADRDC;DC UML 10-DEC-80 1759
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++ Dedicated power) *****

-E-

-F-

-J01-

-J02-

A1	A1	01 TRIDENT.CYL.TAG/	# 01
A2 +5.0V+++++-----	A2 +5.0V+++++-----	02 TRIDENT.CONTROL.TAG/	# 02
B1	B1	03 TRIDENT.TER.IN/	03
B2 -5.0V	B2 -5.0V	04 GND	@ 04
C1	C1	05 GND	0 05
C2 GND-----	C2 GND-----	06 GND	0 06
D1	D1	07 GND	0 07
D2 BLOCK.CTR2	# D2	08 GND	0 08
E1	E1	09 GND	0 09
E2 BLOCK.CTR3	# E2	10 GND	0 10
F1 GND	F1 GND	11 GND	0 11
F2 BLOCK.CTR4	# F2	12 GND	0 12
H1	H1	13 GND	0 13
H2 BLOCK.CTR5	# H2	14 GND	0 14
J1	J1	15 GND	0 15
J2 BLOCK.CTR6	# J2	16 GND	0 16
K1	K1	17 +5.0V	17
K2 BLOCK.CTR7	# K2	18 +5.0V	18
L1	L1	19 TRIDENT.ADDR.MK.DET/	19
L2 XBI28	# L2	20 TRIDENT.SECTOR/	20
M1	M1	21	21
M2 XBI29	# M2	22	22
N1 GND	N1 GND	23	23
N2 XBI30	# N2	24	24
P1	P1	25	25
P2 UNITO	P2	26 TRIDENT.HEAD.TAG/-----	# 26 -----
R1	R1	27 TRIDENT.BUS0/-----	# 27 -----
R2 UNIT1	R2	28 TRIDENT.BUS1/-----	# 28 -----
S1	S1	29 TRIDENT.BUS2/-----	# 29 -----
S2 UNIT2	S2	30 TRIDENT.BUS3/-----	# 30 -----
T1 GND-----	T1 GND-----	31 TRIDENT.BUS4/-----	# 31 -----
T2 -CYLINDER TAG H	# T2	32 TRIDENT.BUS5/-----	# 32 -----
U1	U1	33 TRIDENT.BUS6/-----	# 33 -----
U2 -HEAD TAG H	# U2	34 TRIDENT.BUS7/-----	# 34 -----
V1	V1	35 TRIDENT.BUS8/-----	# 35 -----
V2	V2	36 TRIDENT.BUS9/-----	# 36 -----
		37 TRIDENT.SPARE/-----	# 37 -----
		38 TRIDENT.SEEK.INC/-----	@ 38 -----
		39 TRIDENT.ON.LINE/-----	@ 39 -----
		40 TRIDENT.DEVICE.CHECK/-----	@ 40 -----
		41 TRIDENT.READ.ONLY/-----	@ 41 -----
		42 TRIDENT.READY/-----	@ 42 -----
		43 TRIDENT.INDEX/-----	43 -----
		44 TRIDENT.OFFSET/-----	44 -----
		45 TRIDENT.END.OF.CYL/-----	45 -----
		46 -----	46 -----
		47 -----	47 -----
		48 -----	48 -----
		49 -----	49 -----
		50 -----	50 -----

LISP Machine Disk Controller CADRDC;DC UML 10-DEC-80 1759
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++ Dedicated power) *****

-J03-

-J04-

-J05-

-J06-

01 GND	0 01	01 HI1	0 01
02 GND	0 02	02 AD14	0 02
03 GND	0 03	03 HI1	0 03
04 GND	0 04	04 AD13	0 04
05 GND	0 05	05 HI1	0 05
06 GND	0 06	06 AD6	0 06
07 GND	0 07	07 HI1	0 07
08 GND	0 08	08 AD5	0 08
09 GND	0 09	09 HI1	0 09
10 +5.0V	10	10 AD4	10
11	11	11 HI1	0 11
12	12	12 AD3	0 12
13	13	13 HI1	0 13
14	14	14 AD2	0 14
15	15	15 HI1	0 15
16	16	16 -TIMEOUT ENB H	0 16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21 TRIDENT.O.CLOCK.M-----	21 -----	21	21
22 TRIDENT.O.CLOCK.P-----	22 -----	22	22
23 TRIDENT.O.DATA.M-----	# 23 -----	23	23
24 TRIDENT.O.DATA.P-----	# 24 -----	24	24
25 TRIDENT.O.SELECT-----	# 25 -----	25	25
26 TRIDENT.O.SEQUENCE-----	# 26 -----	26	26
27 TRIDENT.O.SELECTED-----	0 27 -----	27 GND-----	0 27 -----
28 TRIDENT.O.ATTENTION/---	0 28 -----	28	28 -----
29 TRIDENT.O.COMPSECIDX/--	0 29 -----	29 GND-----	0 29 -----
30 +5.0V-----	30 -----	30	30 -----
31	31	31 GND-----	0 31 -----
32	32	32	0 32 -----
33	33	33 GND-----	0 33 -----
34	34	34	0 34 -----
35	35	35 GND-----	0 35 -----
36	36	36	0 36 -----
37	37	37 GND-----	0 37 -----
38	38	38	0 38 -----
39	39	39 GND-----	0 39 -----
40	40	40	0 40 -----
		41 GND-----	0 41 -----
		42	0 42 -----
		43	43 -----
		44	44 -----
		45	45 -----
		46	46 -----
		47	47 -----
		48	48 -----
		49	49 -----
		50	50 -----

LISP Machine Disk Controller CADRDC;DC UML 10-DEC-80 1800
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

-J07-

-J08-

-J09-

-J10-



01	01	01	01
02	02	02	02
03	03	03	03
04	04	04	04
05	05	05	05
06	06	06	06
07	07	07	07
08	08	08	08
09	09	09	09
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
		41	41
		42	42
		43	43
		44	44
		45	45
		46	46
		47	47
		48	48
		49	49
		50	50










LISP Machine Disk Controller CADRDC:DC UML 10-DEC-80 1800
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++ Dedicated power) *****








-J11-


-J12-


01 LED.READ ACTIVE	# 01
02 LED.WRITE ACTIVE	# 02
03 LED.SEEK	# 03
04 LED.TRANSFER LOSSAGE	# 04
05 LED FORMAT LOSSAGE	# 05
06 LED.ECC LOSSAGE	# 06
07 LED.DISK LOSSAGE	# 07
08 LED.UNUSED	# 08
09	09
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21 -----	21 -----
22 -----	22 -----
23 -----	23 -----
24 -----	24 -----
25 -----	25 -----
26 -----	26 -----
27 -----	27 -----
28 -----	28 -----
29 -----	29 -----
30 -----	30 -----
31 -----	31 -----
32 -----	32 -----
33 -----	33 -----
34 -----	34 -----
35 -----	35 -----
36 -----	36 -----
37 -----	37 -----
38 -----	38 -----
39 -----	39 -----
40 -----	40 -----




































CMD	OPERATION
00	READ
10	READ COMPARE
11	WRITE
02	READ ALL
13	WRITE ALL
04	SEEK
05	AT EASE
1005	RECALIBRATE
405	FAULT CLEAR
06	OFFSET CLEAR
16	STOP, RESET










GROUND



JUMPERS FOR 1-BOARD VERSION:

DE2 - DF2 - DH2
DN1 - DM2
ET1 - EP2 - ER2 - ES2









OMITTED DIPS IN 2-BOARD VERSION:









A7 A8 A9
A10 B7 B8

BE CERTAIN TO EDIT THE
RAY FILE FOR UNDEDICATED
GROUND PINS ON J1, J3


TO DISK MUX BOARD

- DI2 XINIT
- DI2 SEL UNIT ATTENTION
- DI2 ANY ATTENTION
- DI2 UNIT 0 ATTENTION
- DI2 LOAD DA L
- DI2 NC
- DI2 NO SELECT
- DI2 MULTIPLE SELECT
- DI2 WRITE DATA
- DI2 WRITE GATE
- DI2 DISK.CLK+
- DI2 READ DATA
- DI2 BLOCK.CLK+
- DI2 BLOCK.CTR0
- DI2 BLOCK.CTR1
- DI2 BLOCK.CTR2
- DI2 BLOCK.CTR3
- DI2 BLOCK.CTR4
- DI2 BLOCK.CTR5
- DI2 BLOCK.CTR6
- DI2 BLOCK.CTR7
- DI2 XB128
- EM2 XB129
- EM2 XB130
- EP2 UNIT0
- ER2 UNIT1
- ES2 UNIT2
- EL2 CYLINDER TAG L
- EL2 HEAD TAG L














;WHEN READING, HAS ONE LESS THAN THE NUMBER OF
 ; VALID BITS ALREADY CLOCKED IN.
 ;WHEN WRITING, HAS THE NUMBER OF
 ;BITS ALREADY CLOCKED OUT.



:NOTE SYNCHRONOUS CLEAR











J05-1 → HI1 J05-27 → GND
J05-2 → AD14 J05-29 → GND
J05-3 → HI1 J05-31 → GND
J05-4 → AD13 J05-33 → GND
J05-5 → HI1 J05-35 → GND
J05-6 → AD6 J05-37 → GND
J05-7 → HI1 J05-39 → GND
J05-8 → AD5
J05-9 → HI1
J05-10 → AD4
J05-11 → HI1
J05-12 → AD3
J05-13 → HI1
J05-14 → AD2

1 7 3 7 7 7 7 4
1 111 011 xx1 111 11x xxx x--
ADDRESS









J03-10 → VCC
 J03-20 → VCC
 J03-9 → GND
 J03-20 → TRIDENT.0.COMPSECTOR/
 J03-2 → GND
 J03-28 → TRIDENT.0.ATTENTION/
 J03-7 → GND
 J03-7 → TRIDENT.0.SELECTED/
 J03-5 → GND
 J03-5 → TRIDENT.0.SEQUENCE/
 J03-5 → GND
 J03-25 → TRIDENT.0.SELECT/
 : Set sector length jumpers
 : drive to 1410 (octal)
 : which is 1164. bytes.
 J03-4 → GND
 J03-24 → TRIDENT.0.DATA.P
 J03-3 → GND
 J03-23 → TRIDENT.0.DATA.M
 J03-2 → GND
 J03-22 → TRIDENT.0.CLOCK.P
 J03-1 → GND
 J03-21 → TRIDENT.0.CLOCK.M

J3. remove dedicated grounds 21-30
 Delete pins 11 and 31





:2.0-2.5 USEC



A09





: ADDITIONAL PARTS ARE ON 'DCTRSG'





GND → TYPE1

GND → TYPE0

: Trident is type 0
















A10












A08


J01-20 TRIDENT.SECTOR/
 J01-45 TRIDENT.END.OF.CYL/
 J01-19 TRIDENT.ADDR.MK.DET/
 J01-44 TRIDENT.OFFSET/
 J01-18 VCC
 J01-43 TRIDENT.INDEX/
 J01-17 VCC
 J01-42 TRIDENT.READY/
 J01-16 GND
 J01-41 TRIDENT.READ.ONLY/
 J01-15 GND
 J01-40 TRIDENT.DEVICE.CHECK/
 J01-14 GND
 J01-39 TRIDENT.ON.LINE/
 J01-13 GND
 J01-38 TRIDENT.SEEK.INC/
 J01-12 GND
 J01-37 TRIDENT.SPARE/
 J01-11 GND
 J01-36 TRIDENT.BUS9/
 J01-10 GND
 J01-35 TRIDENT.BUS8/
 J01-9 GND
 J01-44 TRIDENT.BUS7/
 J01-8 GND
 J01-33 TRIDENT.BUS6/
 J01-7 GND
 J01-32 TRIDENT.BUS5/
 J01-6 GND
 J01-31 TRIDENT.BUS4/
 J01-5 GND
 J01-30 TRIDENT.BUS3/
 J01-4 GND
 J01-29 TRIDENT.BUS2/
 J01-3 TRIDENT.TER.IN/
 J01-28 TRIDENT.BUS1/
 J01-2 TRIDENT.CONTROL.TAG/
 J01-27 TRIDENT.BUS0/
 J01-1 TRIDENT.CYL.TAG/
 J01-26 TRIDENT.HEAD.TAG/
 ;J1. remove dedicated gnds 26-45
 ;Delete pins 21 and 46











PDP-11 Unibus Chaosnet Interface CHAOS;UBCHNI UML 17-DEC-80 1800
***** DIP MAP *****

DM8838 QUBXCV x	74LS74 QADT1M xx	74LS193 QADT1M x	74LS193 QADT1M x	74LS174 LMUCON x	74LS193 QADT1M x
F20	E20	D20	C20	B20	A20
DM8838 QUBXCV x	74LS193 QADT1M x	74LS244 LMDATP x	74S133 LMUCON x	74LS164 LMTURN x	74LS193 LMTURN x
F19	E19	D19	C19	B19	A19
DM8838 QUBXCV x	74LS244 LMDATP x	74LS244 LMDATP x	74LS138 LMUCON x	74LS164 LMTURN x	74LS193 LMTURN x
F18	E18	D18	C18	B18	A18
DM8838 QUBXCV x	74LS244 LMDATP x	74LS244 LMDATP x	74LS244 LMDATP x	74S04 QUBINT xxxxxx	74LS193 LMTURN x
F17	E17	D17	C17	B17	A17
74S38 QUBINT xxxx	25LS2521 QADADR x	74LS244 LMDATP x	74LS244 LMDATP x	74LS02 QUBINT xxxx	74LS161 LMTURN x
F16	E16	D16	C16	B16	A16
74S38 QUBINT xxxx	25LS2521 QADADR x	74S32 LMRCIL xxxx	74S00 LMTBFC xxxx	74S74 LMMODU xx	TD100 QUBINT x
F15	E15	D15	C15	B15	A15
74S175 QUBINT x	DUMMY QUBINT x	74S112 LMTURN xx	74S00 LMTBFC xxxx	74S04 LMTBFC xxxxxx	74LS163 QADT1M x
F14	E14	D14	C14	B14	A14
DUMMY QUBINT y	74S04 QADADR xxxxxx	74S112 LMTBFC xx	25LS193 LMTBUF x	74 165 LMTBUF x	74S37 QADADR xxox
F13	E13	D13	C13	B13	A13
74S00 QUBINT xxxx	74LS163 QADT1M x	DUMMY LMHYNM x	25LS193 LMTBUF x	74 165 LMTBUF x	TD250 QADADR x
F12	E12	D12	C12	B12	A12
74LS10 QUBINT xxx	74LS02 QADADR xxox	P STP100 LMHYNM x	25LS193 LMTBUF x	TD100 LMDETC x	TD25 LMDETC x
F11	E11	D11	C11	B11	A11
DM8838 QUBINT x	74S08 LMRCIL xxxx	DUMMY LMHYNM x	2147 LMTBUF x	74S08 LMTBFC xxxx	74S288 LMMODU x
F10	E10	D10	C10	B10	A10

PDP-11 Unibus Chaosnet Interface CHAOS:UBCHNI UML
 ***** DIP MAP *****

DM8837A QUBXCV x	DUMMY QADADR x	74 279 LMRCTL oxox	9401 LMTBUF x	74S04 LMDETC xxxxxx	74S112 LMMODU xx
F09	E09	D09	C09	B09	A09
DM8837A QUBXCV x	74S74 QADADR xx	74S74 LMRCTL xx	74S51 LMTBUF xx	74S02 LMTBFC xxxx	74S374 LMMODU x
F08	E08	D08	C08	B08	A08
DM8837A QUBXCV x	PULLUP-D QADADR x	74S00 LMRBUF xxxx	9401 LMRBUF x	74LS164 LMRBUF x	74LS164 LMRBUF x
F07	E07	D07	C07	B07	A07
DM8837A QUBXCV x	74S261 LMMYNM x	25LS193 LMRBUF x	74S74 LMRCLK xx	74LS161 LMRCLK x	74S112 LMTCLK xx
F06	E06	D06	C06	B06	A06
74S251 LMMYNM x	74S51 LMRBUF xx	25LS193 LMRBUF x	74S37 LMRBUF xxxx	74LS161 LMRCLK x	EXAR-CL LMICLK x
F05	E05	D05	C05	B05	A05
74LS161 LMMYNM x	74S00 LMUCON xxxx	25LS193 LMRBUF x	2147 LMRBUF x	TD100 LMDETC x	26S02 LMRCTL xx
F04	E04	D04	C04	B04	A04
74LS161 LMMYNM x	74S00 LMRCIL xxxx	74S04 LMICLK xxxxxx	TD250 LMRCLK x	74S163 LMICLK x	DUMMY LMLNDR x
F03	E03	D03	C03	B03	A03
74LS161 LMMYNM x	74S158 LMLNDR x	74S10 LMMODU xxx	74S08 LMTBUF xxxx	74S74 LMDETC xx	26LS31 LMLNDR xxxx
F02	E02	D02	C02	B02	A02
74S11 LMMODU xxx	74S174 LMMYNM x	74S287 LMMYNM x	74S74 LMDETC xx	74S04 LMRCLK xxxxxx	26LS33 LMLNDR xxxx
F01	E01	D01	C01	B01	A01

PDP-11 Unibus Chaosnet Interface CHAOS:UBCHN1 UML 17-DEC-80 1803
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

PDP-11 Unibus Chaosnet Interface CHAOS:UBCHNI UML 17-DEC-80 1803
***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, ---- Dedicated ground, +++) Dedicated power) *****

-J01-

-J02-


-J03-






-J04-

01	01 GND	# 01	01
02	02 INTERFERE+	# 02	02
03	03 INTERFERE-	# 03	03
04	04 GND	# 04	04
05	05 RCVR.DATA+	05	05
06	06 RCVR.DATA-	06	06
07	07 GND	# 07	07
08	08 TRANS.DATA+	# 08	08
09	09 TRANS.DATA-	# 09	09
10	10 GND	# 10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26 GND-----	# 26	26
27	27 GND-----	# 27	27
28	28 GND-----	# 28	28
29	29 GND-----	# 29	29
30	30 GND-----	# 30	30
31	31 GND-----	# 31	31
32	32 GND-----	# 32	32
33	33 GND-----	# 33	33
34	34 GND-----	# 34	34
35	35 GND-----	# 35	35
36	36 -----	# 36	36
37	37 -----	37	37
38	38 -----	38	38
39	39 -----	39	39
40	40 -----	40	40
41	41 -----		
42	42 -----		
43	43 -----		
44	44 -----		
45	45 -----		
46	46 -----		
47	47 -----		
48	48 -----		
49	49 -----		
50	50 -----		


PDP-11 Unibus Chaosnet Interface CHAOS:UBCHNI UML 17-DEC-80 1803
 ***** EDGE CONNECTIONS Flags: (# Output, @ Terminator, --- Dedicated ground, +++) Dedicated power) *****

-J05-	-J06-	-J07-	-J08-
01 02	01 02	01 02	01 02
03 04	03 04	03 04	03 04
05 06	05 06	05 06	05 06
07 08	07 08	07 08	07 08
09 10	09 10	09 10	09 10
11 12	11 12	11 12	11 12
13 14	13 14	13 14	13 14
15 16	15 16	15 16	15 16
17 18	17 18	17 18	17 18
19 20	19 20	19 20	19 20
21 22	21 22	21 22	21 22
23 24	23 24	23 24	23 24
25 26	25 26	25 26	25 26
27 28	27 28	27 28	27 28
29 30	29 30	29 30	29 30
31 32	31 32	31 32	31 32
33 34	33 34	33 34	33 34
35 36	35 36	35 36	35 36
37 38	37 38	37 38	37 38
39 40	39 40	39 40	39 40
41 42	41 42		
43 44	43 44		
45 46	45 46		
47 48	47 48		
49 50	49 50		







:=26LS32




A01













A02






E02






A0302































"My Turn" Counter





;DEFAULT IS MYTURN.MOD 2<7 OR 64 USECS













UNIBUS.C1 ----- READ





:This looks useless but
:causes the initiate-transmit
:read-my-# kludge to win




GND	↔ J02-1	↔ J02-26	— GND
INTERFERE+	↔ J02-2	↔ J02-27	— GND
INTERFERE-	↔ J02-3	↔ J02-28	— GND
GND	↔ J02-4	↔ J02-29	— GND
RCVR.DATA+	↔ J02-5	↔ J02-30	— GND
RCVR.DATA-	↔ J02-6	↔ J02-31	— GND
GND	↔ J02-7	↔ J02-32	— GND
TRANS.DATA+	↔ J02-8	↔ J02-33	— GND
TRANS.DATA-	↔ J02-9	↔ J02-34	— GND
GND	↔ J02-10	↔ J02-35	— GND



4C2	GND	4S2	D0*	CH2	A0*	AA1	NPG. IN*
4I1	NC	4R2	D1*	CH1	A1*	AB1	NPG. OUT*
AN1	NC	4I2	D2*	CF1	A2*	BD2	BR7*
AI1	GND	4T2	D3*	CV2	A3*	BE2	BR6*
BL2	GND	AN2	D4*	CW2	A4*	BF2	BR5*
BF1	NC	AP2	D5*	CV1	A5*	BH2	BR4*
BN1	NC	AV2	D6*	CH1	A6*	BL1	INIT*
BS2	GND	AM2	D7*	CP2	A7*	BK2	BG7. IN*
CL1	GND	AL2	D8*	CN2	A8*	BL2	BG7. OUT*
DC2	GND	AK2	D9*	CR1	A9*	BM2	BG6. IN*
DL1	NC	AJ2	D10*	CP1	A10*	BN2	BG6. OUT*
DN1	NC	AH1	D11*	CL1	A11*	BP2	BG5. IN*
DL1	GND	AH2	D12*	CG1	A12*	BH2	BG5. OUT*
AP2	-5V	EF2	D13*	CK2	A13*	BS2	BG4. IN*
BE2	-5V	AF2	D14*	CK1	A14*	BI2	BG4. OUT*
BD2	-5V	AD2	D15*	CD2	A15*	BD1	BBSY*
AA2	+5V			CE2	A16*	BJ1	NPR*
BA2	+5V			CD1	A17*	MI1	INTR*
CA2	+5V			CF2	C0*	BI2	SACK*
DA2	+5V				C1*	AB1	BOOT*



JUMPER SELECT
FOR DESIRED RESULTS



TIMER.IREQ 5
CHAOS.IREQ 6

B16

LS02 4
IREQ L

74LS02 1
SELECTED L 3


B16

74LS02 1
IREQ L 2

S38 10
BR

F16

S38 8
BR*



TIMER.IREQ 12

CHAOS.IREQ 13

BG.IN 9

CLR IREQ L 11

F14

LS02

B16

74S04 2

BG.IN

GRANTED L

LS02 10

CHAOIS.INT

B16

74S04 13

GRANTED

D03

CHAOIS.INT L 12

CLR IREQ L 11

74LS02 13

TIMER.IREQ CLR

B16

DELAY
20NS INCs
TD100

INPUT

20NS

40NS

60NS

80NS

100NS

12 NC

4 NC

10 NC

6 NC

8 NC

A15

-GRANTED 3

LS10 6

BG.OUT L

F11

SELECTED 13

S38 11

-MASTER 12

11

S00 3

SELECTED

F15

RESET L 2

74S08 3

13

S00 11

SELECTED

F12

SSYN.IN 2

MASTER 1

13

LS10 12

INTR ACK L

F11

E10

13

S00 11

SELECTED

F12

MASTER A 1

S38 3

D2*

MASTER A 4

S38 6

D3*

MASTER B 10

S38 8

VA*

MASTER B 13

S38 11

VB*

MASTER B 1

S38 3

VC*

F15

MASTER L 11

74S04 10

MASTER A

B17

MASTER L 13

74S04 12

MASTER B

B17

